[an error occurred while processing this directive]
Screen Version
School of Computer Science & Engineering
University of New South Wales
 Advanced Operating Systems 
  COMP9242 2002/S2 
next up previous
Next: Memory Models: Strong Ordering Up: 10-smp Previous: Locking: Performance Considerations

Subsections

Effects of Memory Architecture

Example: end of a critical section

/* counter++; */
load r1, counter
add r1, r1, 1
store r1, counter
/* unlock(mutex); */
store zero, mutex
Relies on all CPUs seeing update of counter before update of mutex.


Gernot Heiser 2002-10-11
[an error occurred while processing this directive]