References

  1. Dominique Borrione, Menouer Boubekeur, Laurent Mounier, Marc Renaudin & Antoine Sirianni (2006): Validation of Asynchronous Circuit Specifications using IF/CADP. In: VLSI-SOC: From Systems to Chip, Selected papers from the IFIP Conference on Very Large Scale Integration of System-on-Chip (VLSI-SoC'03) 200. International Federation for Information Processing, pp. 85–100, doi:10.1007/0-387-33403-3_6.
  2. Marius Bozga, Jean-Claude Fernandez, Lucian Ghirvu, Susanne Graf, Jean-Pierre Krimm & Laurent Mounier (1999): IF: An Intermediate Representation and Validation Environment for Timed Asynchronous Systems. In: Proceedings of World Congress on Formal Methods in the Development of Computing Systems (FM'99), Toulouse, France. Springer Verlag, doi:10.1007/3-540-48119-2_19.
  3. David Champelovier, Xavier Clerc, Hubert Garavel, Yves Guerte, Christine McKinty, Vincent Powazny, Frédéric Lang, Wendelin Serwe & Gideon Smeding (2015): Reference Manual of the LNT to LOTOS Translator (Version 6.3). Available at http://cadp.inria.fr/publications/Champelovier-Clerc-Garavel-et-al-10.html. INRIA/VASY and INRIA/CONVECS, 135 pages.
  4. EMVCo (2011): EMV Specification 4.3, Book 2, Security and Key Management. Technical Report.
  5. Hubert Garavel (2015): Revisiting Sequential Composition in Process Calculi. Journal of Logical and Algebraic Methods in Programming 84(6), pp. 742–762, doi:10.1016/j.jlamp.2015.08.001.
  6. Hubert Garavel & Frédéric Lang (2001): SVL: a Scripting Language for Compositional Verification. In: Proceedings of the 21st IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems (FORTE'01), Cheju Island, Korea. Kluwer Academic Publishers, pp. 377–392, doi:10.1007/0-306-47003-9_24. Available at http://cadp.inria.fr/publications/Garavel-Lang-01.html.
  7. Hubert Garavel, Frédéric Lang & Radu Mateescu (2015): Compositional Verification of Asynchronous Concurrent Systems Using CADP. Acta Informatica 52(4), pp. 337–392, doi:10.1007/s00236-015-0226-1. Available at http://cadp.inria.fr/publications/Garavel-Lang-Mateescu-15.html.
  8. Hubert Garavel, Frédéric Lang, Radu Mateescu & Wendelin Serwe (2013): CADP 2011: A Toolbox for the Construction and Analysis of Distributed Processes. Springer International Journal on Software Tools for Technology Transfer (STTT) 15(2), pp. 89–107, doi:10.1007/s10009-012-0244-z. Available at http://cadp.inria.fr/publications/Garavel-Lang-Mateescu-Serwe-13.html.
  9. Hubert Garavel, Radu Mateescu, Damien Bergamini, Adrian Curic, Nicolas Descoubes, Christophe Joubert, Irina Smarandache-Sturm & Gilles Stragier (2006): DISTRIBUTOR and BCG_MERGE: Tools for Distributed Explicit State Space Generation. In: Proceedings of the 12th International Conference on Tools and Algorithms for the Construction and Analysis of Systems TACAS'2006 (Vienna, Austria), Lecture Notes in Computer Science 3920. Springer Verlag, pp. 445–449, doi:10.1007/11691372_30. Available at http://cadp.inria.fr/publications/Garavel-Mateescu-Bergamini-et-al-06.html.
  10. Hubert Garavel, Gwen Salaün & Wendelin Serwe (2009): On the Semantics of Communicating Hardware Processes and their Translation into LOTOS for the Verification of Asynchronous Circuits with CADP. Science of Computer Programming 74(3), pp. 100–127, doi:10.1016/j.scico.2008.09.011. Available at http://cadp.inria.fr/publications/Garavel-Salaun-Serwe-09.html.
  11. Hubert Garavel, César Viho & Massimo Zendri (2001): System Design of a CC-NUMA Multiprocessor Architecture using Formal Specification, Model-Checking, Co-Simulation, and Test Generation. Springer International Journal on Software Tools for Technology Transfer (STTT) 3(3), pp. 314–331, doi:10.1007/s100090100044. Available at http://cadp.inria.fr/publications/Garavel-Viho-Zendri-00.html.
  12. ISO/IEC (1989): LOTOS — A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour. International Standard 8807. International Organization for Standardization — Information Processing Systems — Open Systems Interconnection, Geneva.
  13. Alain J. Martin (1986): Compiling Communicating Processes into Delay-Insensitive VLSI Circuits. Distributed Computing 1(4), pp. 226–234, doi:10.1007/BF01660034.
  14. Radu Mateescu & Damien Thivolle (2008): A Model Checking Language for Concurrent Value-Passing Systems. In: Proceedings of the 15th International Symposium on Formal Methods (FM'08), Turku, Finland, Lecture Notes in Computer Science 5014. Springer Verlag, pp. 148–164, doi:10.1007/978-3-540-68237-0_12. Available at http://cadp.inria.fr/publications/Mateescu-Thivolle-08.html.
  15. Simon Moore, Ross Anderson, Paul Cunningham, Robert Mullins & George Taylor (2002): Improving Smart Card Security using Self-timed Circuits. In: Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems (ASYNC'02), Manchester, United Kingdom. IEEE, pp. 211–218, doi:10.1109/ASYNC.2002.1000311.
  16. Gwen Salaün & Wendelin Serwe (2005): Translating Hardware Process Algebras into Standard Process Algebras — Illustration with CHP and LOTOS. In: Proceedings of the 5th International Conference on Integrated Formal Methods (IFM'05), Eindhoven, The Netherlands, Lecture Notes in Computer Science 3771. Springer Verlag, doi:10.1007/11589976_17. Available at http://cadp.inria.fr/publications/Salaun-Serwe-05.html.
  17. National Institute of Standards & Technology (1999): Data Encryption Standard (DES). Federal Information Processing Standards Publication 46-3. Available at http://csrc.nist.gov/publications/fips/fips46-3/fips46-3.pdf.
  18. National Institute of Standards & Technology (2012): Recommendation for the Triple Data Encryption Algorithm (TDEA) Block Cipher. NIST Special Publication 800-67, Revision 1. Available at http://csrc.nist.gov/publications/nistpubs/800-67-Rev1/SP-800-67-Rev1.pdf.

Comments and questions to: eptcs@eptcs.org
For website issues: webmaster@eptcs.org