(2015):
The XML-Interface for Railway Applications - http://www.railml.org.
Available at http://www.railml.org.
Robert Abo & Laurent Voisin (2013):
Data Formal Validation of Railway Safety-Related Systems: Implementing the OVADO Tool.
FM-RAIL-BOK, Workshop 2013, Madrid,
pp. 27–32,
doi:10.1007/978-3-319-05032-4_17.
Hubert Bellon (2014):
Data Preparation Guide for Interlocking used in the Belgian Railways.
Infrabel - technical references N20.
Simon Busard & Charles Pecheur (2013):
PyNuSMV: NuSMV as a Python Library.
In: Guillaume Brat, Neha Rungta & Arnaud Venet: Nasa Formal Methods 2013,
LNCS 7871.
Springer-Verlag,
pp. 453–458,
doi:10.1007/978-3-642-38088-4_33.
CENELEC (2011):
EN50128 - Railway applications - Communication, Signalling and Processing Systems - Software for Railway Control and Protection Systems.
Alessandro Cimatti, Edmund Clarke, Enrico Giunchiglia, Fausto Giunchiglia, Marco Pistore, Marco Roveri, Roberto Sebastiani & Armando Tacchella (2002):
NuSMV 2: An OpenSource Tool for Symbolic Model Checking.
In: Ed Brinksma & KimGuldstrand Larsen: Computer Aided Verification,
Lecture Notes in Computer Science 2404.
Springer Berlin Heidelberg,
pp. 359–364,
doi:10.1007/3-540-45657-0_29.
Alessandro Fantechi, Wan Fokkink & Angelo Morzenti (2012):
Some Trends in Formal Methods Applications to Railway Signaling,
pp. 61–84.
John Wiley & Sons, Inc.,
doi:10.1002/9781118459898.ch4.
Michael Huber & Steve King (2002):
Towards an Integrated Model Checker for Railway Signalling Data.
Springer-Verlag Berlin Heidelberg 2002,
pp. 20,
doi:10.1007/3-540-45614-7_12.
Faraon Moller, Hoang Nga Nguyen, Markus Roggenbach, Steve Schneider & Helen Treharne (2012):
Combining Event-based and State-based Modeling for Railway Verification.
Computing Sciences Report.
Faraon Moller, Hoang Nga Nguyen, Markus Roggenbach, Steve Schneider & Helen Treharne (2012):
CSP"026B30D B Modelling for Railway Verification: The Double Junction Case Study.
Proceedings of the 12th International Workshop on Automated Verification of Critical Systems.
Faron Moller, HoangNga Nguyen, Markus Roggenbach, Steve Schneider & Helen Treharne (2013):
Defining and Model Checking Abstractions of Complex Railway Models Using CSP"026B30D B.
In: Armin Biere, Amir Nahir & Tanja Vos: Hardware and Software: Verification and Testing,
Lecture Notes in Computer Science 7857.
Springer Berlin Heidelberg,
pp. 193–208,
doi:10.1007/978-3-642-39611-3_20.
George Raymond (2014):
Where are the CENELEC standards going ?.
IRSE News Issue 203,
pp. 21–23.
Kirsten Winter & Neil J. Robinson:
Modelling Large Railway Interlockings and Model Checking Small Ones.
In: In Michael Oudshoorn, editor, Twenty-Fifth Australasian Computer Science Conference (ACSC2003),
pp. 309–316.