J. R. Burch
D. L. Dill
1994
Automatic Verification of Pipelined Microprocessor Control
D. L. Dill
Proceedings of the 6th International Conference on Computer-Aided Verification (CAV 1994)
LNCS
818
Springer-Verlag
68–80
10.1007/3-540-58179-0_44
J. Cong
Y. Fan
G. Han
W. Jiang
Z. Zhang
2006
Platform-Based Behavior-Level and System-Level Synthesis
2006 IEEE International SoC Conference
IEEE
199–202
10.1109/SOCC.2006.283880
D. Gajski
N. D. Dutt
A. Wu
S. Lin
1993
High Level Synthesis: Introduction to Chip and System Design
Kluwer Academic Publishers
K. Hao
S. Ray
F. Xie
2012
Equivalence Checking for Behaviorally Synthesized Pipelines
P. Groeneveld
D. Sciuto
S. Hassoun
49th International ACM/EDAC/IEEE Design Automation Conference (DAC 2012)
ACM
344–349
10.1145/2228360.2228423
K. Hao
F. Xie
S. Ray
J. Yang
2010
Optimizing Equivalence Checking for Behavioral Synthesis
Design, Automation and Test in Europe (DATE 2010)
IEEE
1500–1505
I. Moussa and Z. Sugar and R. Suescun and A. A. Jerraya and M. Diaz-Nava and M. Pavesi and S. Crudo and L. Gazzi
1999
Comparing RTL and Behavioral Design Methodologies in the Case of a 2M Transistors ATM Shaper
10.1145/309847.310006
M. Kaufmann
P. Manolios
J S. Moore
2000
Computer-Aided Reasoning: An Approach
Kluwer Academic Publishers
Boston, MA
10.1007/978-1-4757-3188-0
C. Lattner
V. Adve
2004
LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation
Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO 2004)
75–84
10.1109/CGO.2004.1281665
P. Manolios
2000
Correctness of Pipelined Machines
W. A. Hunt, Jr.
S. D. Johnson
Proceedings of the 3rd International Conference on Formal Methods in Computer-Aided Design (FMCAD 2000)
LNCS
1954
Springer-Verlag
Austin, TX
161–178
10.1007/3-540-40922-X_11
J S. Moore
2011
The Role of Human Creativity in Mechanized Verification
P. Bjesse
A. Slobodová
Proceedings of the 11th International Conference on Formal Methods in Computer-Aided Design (FMCAD 2011)
18
D. Puri
S. Ray
K. Hao
F. Xie
2014
Mechanical Certification of Loop Pipelining Transformations: A Preview
G. Klein
R. Gamboa
4th International Conference on Interactive Theorem Proving (ITP 2014)
LNCS
7998
Springer
S. Ray
K. Hao
F. Xie
J. Yang
2009
Formal Verification for High-Assurance Behavioral Synthesis
Z. Liu
A. P. Ravn
Proceedings of the 7th International Symposium on Automated Technology for Verification and Analysis (ATVA 2009)
LNCS
5799
Springer
Macao SAR, China
337–351
10.1007/978-3-642-04761-9_25
J. Sawada
W. A. Hunt, Jr.
2002
Verification of FM9801: An Out-of-Order Microprocessor Model with Speculative Execution, Exceptions, and Program-Modifying Capability
Formal Methods in Systems Design (FMSD)
20
2
187–222
10.1023/A:1014122630277
J. Tristan
X. Leroy
2010
A Simple, Verified Validator for Software Pipelining
M. V. Hemenegildo
J. Palsberg
Proceedings of the 37th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL 2010)
83–92
10.1145/1706299.1706311
University of Toronto
2013
LegUp Documentation Release 3.0
M. N. Velev
R. E. Bryant
2005
TLSim and EVC: A Term-level Symbolic Simulator and An Efficient Decision Procedure for the Logic of Equality with Uninterpreted functions and Memories
International Journal on Embedded Systems
134–149
10.1504/IJES.2005.008815