Quentin L. Meunier (Sorbonne Université, CNRS, Laboratoire d'Informatique de Paris 6) |
Yann Thierry-Mieg (Sorbonne Université, CNRS, Laboratoire d'Informatique de Paris 6) |
Emmanuelle Encrenaz (Sorbonne Université, CNRS, Laboratoire d'Informatique de Paris 6) |
We present a formal model built for verification of the hardware Tera-Scale ARchitecture (TSAR), focusing on its Distributed Hybrid Cache Coherence Protocol (DHCCP). This protocol is by nature asynchronous, concurrent and distributed, which makes classical validation of the design (e.g. through testing) difficult. We therefore applied formal methods to prove essential properties of the protocol, such as absence of deadlocks, eventual consensus, and fairness. |
ArXived at: https://dx.doi.org/10.4204/EPTCS.268.3 | bibtex | |
Comments and questions to: eptcs@eptcs.org |
For website issues: webmaster@eptcs.org |