Adding 32-bit Mode to the ACL2 Model of the x86 ISA

Alessandro Coglio
(Kestrel Technology LLC, Palo Alto, CA (USA)) 		Shilpi Goel
(Centaur Technology, Inc., Austin, TX (USA))

The ACL2 model of the x86 Instruction Set Architecture was built for the 64-bit mode of operation of the processor. This paper reports on our work to extend the model with support for 32-bit mode, recounting the salient aspects of this activity and identifying the ones that required the most work.

In Shilpi Goel and Matt Kaufmann: Proceedings of the 15th International Workshop on the ACL2 Theorem Prover and Its Applications (ACL2 2018), Austin, Texas, USA, November 5-6, 2018, Electronic Proceedings in Theoretical Computer Science 280, pp. 77–94.
Published: 29th October 2018.
ArXived at: https://dx.doi.org/10.4204/EPTCS.280.6 bibtex PDF
References in reconstructed bibtex, XML and HTML format (approximated).
Comments and questions to: eptcs@eptcs.org
For website issues: webmaster@eptcs.org