CPU Architecture (cont)
Machine-level instructions ...
- typically have 1-2 32-bit words per instruction
- partition bits in each word into operator & operands
- #bits for each depends on #instructions, #registers, ...
Example instruction word formats:
Operands and destination are typically registers
|