#### Need a more systematic analysis

Thomas Anderson, "The Performance of Spin Lock Alternatives for Shared-Memory Multiprocessors", *IEEE Transactions on Parallel and Distributed Systems*, Vol 1, No. 1, 1990



## **Compares Simple Spinlocks**

```
Test and Set
void lock (volatile lock t *1) {
  while (test and set(1)) ;
Test and Test and Set
void lock (volatile lock t *1) {
  while (*l == BUSY || test and set(l)) ;
```



#### test\_and\_test\_and\_set LOCK

Avoids bus traffic contention by delaying test\_and\_set until it might succeed

Normal read ('test') spins on local cache line

Can starve in pathological cases




#### Benchmark

```
for i = 1 ... 1,000,000 {
    lock(l)
    crit_section()
    unlock()
    compute()
}
```

Compute chosen from uniform random distribution of mean 5 times critical section

Measure elapsed time on Sequent Symmetry (20 CPU 30386, coherent write-back invalidate caches)







#### Results

Test and set performs poorly once there is enough CPUs to cause contention for lock

Expected

Test and Test and Set performs better

- Performance less than expected
- Still significant contention on lock when CPUs notice release and all attempt acquisition

Critical section performance degenerates

- Critical section requires bus traffic to modify shared structure
- Lock holder competes with CPU that missed as they test and set
  - lock holder is slower
- Slower lock holder results in more contention



#### Idea

## Can inserting delays reduce bus traffic and improve performance

#### Explore 2 dimensions

- Location of delay
  - Insert a delay after observing release prior to attempting acquire
  - Insert a delay after each memory reference
- Delay is static or dynamic
  - Static assign delay "slots" to processors
    - » Issue: delay tuned for expected contention level
  - Dynamic use a back-off scheme to estimate contention
    - » Similar to early ethernet
    - » Degrades to static case in worst case.



### **Examining Inserting Delays**

#### TABLE III DELAY AFTER SPINNER NOTICES RELEASED LOCK

```
Lock while (lock = BUSY or TestAndSet (Lock) = BUSY)
begin
while (lock = BUSY);
Delay ();
end;
```

#### TABLE IV DELAY BETWEEN EACH REFERENCE

```
Lock while (lock = BUSY or TestAndSet (lock) = BUSY)
Delay ();
```




#### **Queue Based Locking**

Each processor inserts itself into a waiting queue

- It waits for the lock to free by spinning on its own separate cache line
- Lock holder frees the lock by "freeing" the next processors cache line.



#### Results





#### Results

Static backoff has higher overhead when backoff is inappropriate

Dynamic backoff has higher overheads when static delay is appropriate

as collisions are still required to tune the backoff time

Queue is better when contention occurs, but has higher overhead when it does not.

 Issue: Preemption of queued CPU blocks rest of queue (worse than simple spin locks)



John Mellor-Crummey and Michael Scott, "Algorithms for Scalable Synchronisation on Shared-Memory Multiprocessors", *ACM Transactions on Computer Systems*, Vol. 9, No. 1, 1991




#### MCS Locks

Each CPU enqueues its own private lock variable into a queue and spins on it

No contention

On lock release, the releaser unlocks the next lock in the queue

- Only have bus contention on actual unlock
- No livelock (order of lock acquisitions defined by the list)



#### MCS Lock

#### Requires

- compare\_and\_swap()
- exchange()
  - Also called fetch\_and\_store()



```
type qnode = record
   next : ^qnode
   locked : Boolean
type lock = ^qnode
// parameter I, below, points to a quode record allocated
// (in an enclosing scope) in shared memory locally-accessible
// to the invoking processor
procedure acquire_lock (L : ~lock, I : ~qnode)
    I->next := n:1
    predecessor : ^qnode := fetch_and_store (L, I)
    if predecessor != nil // queue was non-empty
       I->locked := true
        predecessor->next := I
       repeat while I->locked
                                           // spin
procedure release_lock (L : ^lock, I: ^qnode)
   if I->next = nil
                       // no known successor
        if compare_and_swap (L, I, nil)
           return
           // compare_and_swap returns true iff it swapped
       repeat while I->next = nil
                                           // spin
   I->nert->locked := false
```





## Sample MCS code for ARM MPCore

```
void mcs_acquire(mcs_lock *L, mcs_qnode_ptr I)
   I->next = NULL;
   MEM BARRIER;
   mcs qnode ptr pred = (mcs qnode*) SWAP PTR( L, (void *)I);
   if (pred == NULL)
          /* lock was free */
       MEM BARRIER;
         return;
   I->waiting = 1; // word on which to spin
   MEM BARRIER;
   pred->next = I; // make pred point to me
```



#### **Selected Benchmark**

#### Compared

- test and test and set
- Anderson's array based queue
- test and set with exponential back-off
- MCS






Fig. 17. Performance of spin locks on the Symmetry (empty critical section).



#### **Confirmed Trade-off**

Queue locks scale well but have higher overhead Spin Locks have low overhead but don't scale well What do we use?



# The multicore evolution and operating systems

#### Frans Kaashoek

Joint work with: Silas Boyd-Wickizer, Austin T. Clements, Yandong Mao, Aleksey Pesterev, Robert Morris, and Nickolai Zeldovich

MIT

#### Non-scalable locks are dangerous.

Silas Boyd-Wickizer, M. Frans Kaashoek, Robert Morris, and Nickolai Zeldovich. *In the Proceedings of the Linux Symposium, Ottawa, Canada, July 2012.* 




### How well does Linux scale?

- Experiment:
  - Linux 2.6.35-rc5 (relatively old, but problems are representative of issues in recent kernels too)
  - Select a few inherent parallel system applications
  - Measure throughput on different # of cores
  - Use tmpfs to avoid disk bottlenecks


 Insight 1: Short critical sections can lead to sharp performance collapse

## Off-the-shelf 48-core server (AMD)




- Cache-coherent and non-uniform access
- An approximation of a future 48-core chip

## Poor scaling on stock Linux kernel




Y-axis: (throughput with 48 cores) / (throughput with one core)


## Exim on stock Linux: collapse



## Exim on stock Linux: collapse



## **Exim on stock Linux: collapse**



## Oprofile shows an obvious problem

	samples	%	app name	symbol name
40 cores: 10000 msg/sec	2616	7.3522	vmlinux	radix_tree_lookup_slot
	2329	6.5456	vmlinux	unmap_vmas
	2197	6.1746	vmlinux	filemap_fault
	1488	4.1820	vmlinux	do_fault
	1348	3.7885	vmlinux	copy_page_c
	1182	3.3220	vmlinux	unlock_page
	966	2.7149	vmlinux	page_fault
	samples	%	app name	symbol name
48 cores: 4000 msg/sec	13515	34.8657	vmlinux	lookup_mnt
	2002	5.1647	vmlinux	radix_tree_lookup_slot
	1661	4.2850	vmlinux	filemap_fault
	1497	3.8619	vmlinux	unmap_vmas
	1026	2.6469	vmlinux	do_fault
	914	2.3579	vmlinux	atomic_dec
	896	2.3115	vmlinux	unlock_page

## Oprofile shows an obvious problem

		samples	%	app name	symbol name
	40 cores: 10000 msg/sec	2616	7.3522	vmlinux	radix_tree_lookup_slot
		2329	6.5456	vmlinux	unmap_vmas
		2197	6.1746	vmlinux	filemap_fault
		1488	4.1820	vmlinux	do_fault
		1348	3.7885	vmlinux	copy_page_c
		1182	3.3220	vmlinux	unlock_page
		966	2.7149	vmlinux	page_fault
		samples	%	app name	symbol name
		samples 13515	% 34.8657	app name vmlinux	symbol name lookup_mnt
	18 cores:				•
	48 cores: 4000 msg/sec	13515	34.8657	vmlinux	lookup_mnt
	48 cores: 4000 msg/sec	13515 2002	34.8657 5.1647	vmlinux vmlinux	lookup_mnt radix_tree_lookup_slot
		13515 2002 1661	34.8657 5.1647 4.2850	vmlinux vmlinux vmlinux	lookup_mnt radix_tree_lookup_slot filemap_fault
		13515 2002 1661 1497	34.8657 5.1647 4.2850 3.8619	vmlinux vmlinux vmlinux vmlinux	lookup_mnt radix_tree_lookup_slot filemap_fault unmap_vmas
		13515 2002 1661 1497 1026	34.8657 5.1647 4.2850 3.8619 2.6469	vmlinux vmlinux vmlinux vmlinux vmlinux vmlinux	lookup_mnt radix_tree_lookup_slot filemap_fault unmap_vmasdo_fault

## Oprofile shows an obvious problem

	samples	%	app name	symbol name
	2616	7.3522	vmlinux	radix_tree_lookup_slot
	2329	6.5456	vmlinux	unmap_vmas
40 cores:	2197	6.1746	vmlinux	filemap_fault
10000 msg/sec	1488	4.1820	vmlinux	do_fault
	1348	3.7885	vmlinux	copy_page_c
	1182	3.3220	vmlinux	unlock_page
	966	2.7149	vmlinux	page_fault
	samples	%	app name	symbol name
	samples 13515	% 34.8657	app name vmlinux	symbol name lookup_mnt
48 cores:				200
48 cores: 4000 msg/sec	13515	34.8657	vmlinux	lookup_mnt
48 cores: 4000 msg/sec	13515	34.8657 5.1647	vmlinux	lookup_mnt radix_tree_lookup_slot
	13515 2002 1661	34.8657 5.1647 4.2850	vmlinux vmlinux vmlinux	lookup_mnt radix_tree_lookup_slot filemap_fault
	13515 2002 1661 1497	34.8657 5.1647 4.2850 3.8619	vmlinux vmlinux vmlinux vmlinux	lookup_mnt radix_tree_lookup_slot filemap_fault unmap_vmas
	13515 2002 1661 1497 1026	34.8657 5.1647 4.2850 3.8619 2.6469	vmlinux vmlinux vmlinux vmlinux vmlinux	lookup_mnt radix_tree_lookup_slot filemap_fault unmap_vmasdo_fault

## **Bottleneck: reading mount table**

- Delivering an email calls sys\_open
- sys\_open calls

```
struct vfsmount *lookup_mnt(struct path *path)
{
         struct vfsmount *mnt;
         spin_lock(&vfsmount_lock);
         mnt = hash_get(mnts, path);
         spin_unlock(&vfsmount_lock);
         return mnt;
}
```

## **Bottleneck: reading mount table**

sys\_open calls:

```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    return mnt;
}
```

## **Bottleneck: reading mount table**

sys\_open calls:

```
struct vfsmount *lookup_mnt(struct path *path)
{
    struct vfsmount *mnt;
    spin_lock(&vfsmount_lock);
    mnt = hash_get(mnts, path);
    spin_unlock(&vfsmount_lock);
    return mnt;
}
Serial section is short. Why does it cause a scalability bottleneck?
```

# What causes the sharp performance collapse?


- Linux uses ticket spin locks, which are nonscalable
  - So we should expect collapse [Anderson 90]

- But why so sudden, and so sharp, for a short section?
  - Is spin lock/unlock implemented incorrectly?
  - Is hardware cache-coherence protocol at fault?

## Scalability collapse caused by non-scalable locks [Anderson 90]


```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}


struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```




```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}

struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```









```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
    ; /* Spin */
}


struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```






```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
        ; /* Spin */
}


struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```




```
void spin_lock(spinlock_t *lock)
{
    t = atomic_inc(lock->next_ticket);
    while (t != lock->current_ticket)
        ; /* Spin */
}

struct spinlock(spinlock_t *lock)
{
    lock->current_ticket++;
}
struct spinlock_t {
    int current_ticket;
    int next_ticket;
}
```






# Why collapse with short sections?



- Arrival rate is proportional to # non-waiting cores
- Service time is proportional to # cores waiting (k)
  - As k increases, waiting time goes up
  - As waiting time goes up, k increases
- System gets stuck in states with many waiting cores

### Short sections result in collapse




- Experiment: 2% of time spent in critical section
- Critical sections become "longer" with more cores
- Lesson: non-scalable locks fine for long sections

## Avoiding lock collapse

- Unscalable locks are fine for long sections
- Unscalable locks collapse for short sections
  - Sudden sharp collapse due to "snowball" effect
- Scalable locks avoid collapse altogether
  - But requires interface change

### Scalable lock scalability



- It doesn't matter much which one
- But all slower in terms of latency


# Avoiding lock collapse is not enough to scale

"Scalable" locks don't make the kernel scalable

 Main benefit is avoiding collapse: total throughput will not be lower with more cores

But, usually want throughput to keep increasing with


more cores






#### **Transactional memory to manage concurrency**

### The problem – concurrency






#### The solution: mutual exclusion






### **Synchronisation granularity**

Fine-grained / lock-free Coarse-grained






### Course-grained mutual exclusion





### **Optimistic concurrency**






### **Transactional Memory**

- A transaction is a sequence of machine instructions satisfying the following properties:
  - Serializability:
    - Transactions appear to execute serially, meaning that the steps of one transaction never appear to be interleaved with the steps of another.
    - Committed transactions are never observed by different processors in different orders.
  - Atomicity:
    - Each transaction makes a sequence of tentative changes to shared memory.
    - A transactions can commit, making its changes visible to other processors
    - Or a transaction aborts, causing its changes to be discarded.




#### **Transactions**



- Updates only visible locally
- Commit publishes update if conflict free



#### **Transactions**





#### **Conflict detection**

#### Hardware maintains:

- Read set: The set of all memory addresses loaded from
- Write set: The set of all memory addresses stored to
  - The write set is not visible to other CPUs until a successful commit


#### A transaction is conflict free if:

- No other processor reads a location that is part of the transactional region's write-set
- And, no other processor writes a location that is a part of the read- or write-set of the transactional region.



#### Implementation Intuition

- Cache coherence protocol already coordinates reads and writes to cache lines
- Write-back caches could isolate updates until successfully committed
- → Implement transactions by augmenting cache hardware





#### **Some Papers**

Herlihy, Maurice / Moss, J. Eliot B.

Transactional Memory: Architectural Support for Lock-Free Data Structures 1993

Proceedings of the 20th annual international symposium on Computer architecture - ISCA '93

Yoo, Richard M. / Hughes, Christopher J. / Lai, Konrad / Rajwar, Ravi

Performance evaluation of Intel transactional synchronization extensions for highperformance computing

2013


Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis on - SC 13



#### **Some Hardware Limitations**

#### **Aborts**

- Caches are a finite size, transactions will abort if they exceed cache capacity to manage read and write set
- High contention on transaction region can trigger repeated aborts







### Sample Elided Lock

```
Elided lock:
/* Start transactional region. On abort we come back here. */
if (xbegin() == XBEGIN STARTED) {
        /* Put lock into read-set and abort if lock is busy */
        if (lock variable is not free)
                 xabort( XABORT LOCK BUSY);
} else {
        /* Fallback path */
        /* Come here when abort or lock not free */
        lock lock;
/* Execute critical region either transaction or with lock */
Elided unlock:
/* Critical region ends */
/* Was this lock elided? */
if (lock is free)
        xend();
else
        unlock lock
```

#### Microkernel vs Linux Execution





### **Experiments with seL4 and Intel TSX**

Basic idea: put the kernel in a transaction

- Coarse-grained transaction
- Fallback on BKL

Microkernel small enough to fit in a transaction

Repeated non-conflicting parallel IPC benchmark

None: No concurrency control

Fine-grained scales well

Expected

RTM also scales well

Extremely low abort rates

