2015 / 2016 Taste of Research Summer Scholarships Program

ELIGIBILITY

- You must be a high achieving 3rd year undergraduate student enrolled in a full time program (2nd year students may be considered under special circumstances)
- You must be enrolled in a relevant program at UNSW or another Australian University
- You must submit an online application by August 21st
- You may be a local or international student

HOW TO APPLY

- Apply online now at:
- http://www.engineering.unsw.edu.au/taste-of-research-scholarships
- For further information please visit the website.

Closing Date

- Friday August 21st
- NICTA/SSRG has extra scholarships available
 - Choose one of topics, we can change later.



Events, Co-routines, Continuations and Threads

OS (and application)
Execution Models



System Building

- General purpose systems need to deal with
 - Many activities
 - potentially overlapping
 - may be interdependent
 - Activities that depend on external phenomena
 - may requiring waiting for completion (e.g. disk read)
 - reacting to external triggers (e.g. interrupts)
- Need a systematic approach to system structuring



Construction Approach

- Events
- Coroutines
- Threads
- Continuations




Events

- External entities generate (post) events.
 - keyboard presses, mouse clicks, system calls
- Event loop waits for events and calls an appropriate event handler.
 - common paradigm for GUIs
- Event handler is a function that runs until completion and returns to the event loop.



Event Model

Memory



- The event model only requires a single stack
 - All event handlers must return to the event loop
 - No blocking
 - No yielding
- No preemption of handlers
 - Handlers generally short lived




What is 'a'?

```
int a; /* global */
int func()
    a = 1;
    if (a == 1) {
        a = 2;
                  No concurrency issues within a
    return a;
                  handler
```



Event-based kernel on CPU with protection

Kernel-only Memory User Memory





Event-based kernel on CPUwith protection

CPU Kernel-only Memory User Memory PC Trap SP Dispatcher REGS User **Event** Code Handler User-level state in **Event PCB** Handler 2 User Kernel starts on Data Timer Event **PCB** fresh stack on each (Scheduler) trap Current Data No interrupts, no Thead **PCB** blocking in kernel Stack mode Stack




Co-routines

- A subroutine with extra entry and exit points
- Via yield()
 - supports long running subroutines



Co-routines



- yield() saves state of routine
 A and starts routine B
 - or resumes B's state from its previous yield() point.
 - No preemption



What is 'a'?

```
int a; /* global */
int func()
    a = 1;
    yield();
    if (a == 1) {
       a = 2;
    return a;
```




What is 'a'?

```
int a; /* global */
int func() {
    a = 1;
    if (a == 1) {
       yield();
       a = 2;
                    No concurrency issues/races as
    return a;
                    globals are exclusive between
                    yields()
```



Co-routines Implementation strategy?


Memory



- Usually implemented with a stack per routine
- Preserves current state of execution of the routine



Co-routines



- Routine A state currently loaded
- Routine B state stored on stack
- Routine switch from A → B
 - saving state of A a
 - · regs, sp, pc
 - restoring the state of B
 - regs, sp, pc



A hypothetical yield()

```
yield:
    /*
    * a0 contains a pointer to the previous routine's struct.
    * a1 contains a pointer to the new routine's struct.
    *
    * The registers get saved on the stack, namely:
    *
    * s0-s8
    * gp, ra
    *
    *
    */

    /* Allocate stack space for saving 11 registers. 11*4 = 44 */
    addi sp, sp, -44
```



```
Save the registers
/* Save the registers */
                                     that the 'C'
        ra, 40(sp)
                                     procedure calling
       gp, 36(sp)
        s8, 32(sp)
                                     convention
        s7, 28(sp)
                                     expects
        s6, 24(sp)
       s5, 20(sp)
                                     preserved
       s4, 16(sp)
       s3, 12(sp)
      s2, 8(sp)
       s1, 4(sp)
  SW
        s0, 0(sp)
  SW
  /* Store the old stack pointer in the old pcb */
        sp, 0(a0)
  SW
```



```
/* Get the new stack pointer from the new pcb */
          sp, 0(a1)
   lw
                     /* delay slot for load */
   nop
/* Now, restore the registers */
          s0, 0(sp)
   lw
          s1, 4(sp)
   lw
          s2, 8(sp)
   lw
          s3, 12(sp)
   lw
          s4, 16(sp)
   lw
          s5, 20(sp)
   lw
          s6, 24(sp)
   lw
          s7, 28(sp)
   lw
          s8, 32(sp)
   lw
          gp, 36(sp)
   lw
          ra, 40(sp)
   lw
                              /* delay slot for load */
   nop
   /* and return. */
   j ra
                            /* in delay slot */
   addi
          sp, sp, 44
   .end mips_switch
```




cse

Routine A

Routine B

Yield





What is 'a'?

```
int a; /* global */
int func() {
    a = 1;
    func2();
    if (a == 1) {
        a = 2;
    return a;
```

Coroutines

- What about subroutines combined with coroutines
 - i.e. what is the issue with calling subroutines?
- Subroutine calling might involve an implicit yield()
 - potentially creates a race on globals
 - either understand where all yields lie, or
 - cooperative multithreading



Cooperative Multithreading

- Also called green threads
- Conservatively assumes a multithreading model
 - i.e. uses synchronisation to avoid races,
 - and makes no assumption about subroutine behaviour
 - it can potentially yield()




```
int a; /* global */
int func() {
    int t;
    lock_aquire(lock)
    a = 1;
    func2();
    if (a == 1) {
        a = 2;
    t = a;
    lock_release(lock);
    return t;
```



A Thread

Memory



- Thread attributes
 - processor related
 - memory
 - program counter
 - stack pointer
 - registers (and status)
 - OS/package related
 - state (running/blocked)
 - identity
 - scheduler (queues, priority)
 - etc...




Thread Control Block

Memory **CPU** Code SP **REGS** Data Stack **TCB**

- To support more than a single thread we to need store thread state and attributes
- Stored in thread control block
 - also indirectly in stack



Thread A and Thread B



- Thread A state currently loaded
- Thread B state stored in TCB B
- Thread switch from $A \rightarrow B$
 - saving state of thread a
 - regs, sp, pc
 - restoring the state of thread B
 - regs, sp, pc
- Note: registers and PC can be stored on the stack, and only SP stored in TCB



Approximate OS

```
mi switch()
  struct thread *cur, *next;
 next = scheduler();
                                              Note: global
                                              variable curthread
/* update curthread */
  cur = curthread;
  curthread = next;
/*
 * Call the machine-dependent code that actually does the
 * context switch.
 * /
 md_switch(&cur->t_pcb, &next->t_pcb);
/* back running in same thread */
```



OS/161 mips_switch

```
mips_switch:
   /*
    * a0 contains a pointer to the old thread's struct pcb.
    * al contains a pointer to the new thread's struct pcb.
    * The only thing we touch in the pcb is the first word, which
    * we save the stack pointer in. The other registers get saved
    * on the stack, namely:
           s0-s8
           gp, ra
    * The order must match arch/mips/include/switchframe.h.
    */
   /* Allocate stack space for saving 11 registers. 11*4 = 44 */
   addi sp, sp, -44
```



OS/161 mips_switch


```
Save the registers
/* Save the registers */
                                    that the 'C'
       ra, 40(sp)
                                    procedure calling
      gp, 36(sp)
      s8, 32(sp)
                                    convention
       s7, 28(sp)
                                    expects
       s6, 24(sp)
      s5, 20(sp)
                                    preserved
       s4, 16(sp)
       s3, 12(sp)
      s2, 8(sp)
      s1, 4(sp)
       s0, 0(sp)
  sw
  /* Store the old stack pointer in the old pcb */
        sp, 0(a0)
  SW
```



OS/161 mips_switch

```
/* Get the new stack pointer from the new pcb */
          sp, 0(a1)
   lw
                     /* delay slot for load */
   nop
/* Now, restore the registers */
          s0, 0(sp)
   lw
   lw
          s1, 4(sp)
          s2, 8(sp)
   lw
          s3, 12(sp)
   lw
          s4, 16(sp)
   lw
   lw
          s5, 20(sp)
          s6, 24(sp)
   lw
          s7, 28(sp)
   lw
          s8, 32(sp)
   lw
          gp, 36(sp)
   lw
          ra, 40(sp)
   lw
                               /* delay slot for load */
   nop
   /* and return. */
   j ra
                               /* in delay slot */
   addi
          sp, sp, 44
   .end mips_switch
```







Preemptive Multithreading


- Switch can be triggered by asynchronous external event
 - timer interrupt
- Asynch event saves current state
 - on current stack, if in kernel (nesting)
 - on kernel stack or in TCB if coming from user-level
- call thread switch()





Threads on simple CPU


Memory





Threads on CPU with protection

Kernel-only Memory User Memory



What is missing?


CPU






Threads on CPU with protection

Kernel-only Memory User Memory






Switching Address Spaces on Thread Switch = Processes





Switching Address Spaces on Thread Switch = Processes


Kernel-only Memory User Memory





What is this?


Kernel-only Memory User Memory






What is this?

Kernel-only Memory User Memory





User-level Threads




User-level Threads

- ✓ Fast thread management (creation, deletion, switching, synchronisation...)
- Blocking blocks all threads in a process
 - Syscalls
 - Page faults
- No thread-level parallelism on multiprocessor



Kernel-Level Threads



Kernel-level Threads

- Slow thread management (creation, deletion, switching, synchronisation...)
 - System calls
- Blocking blocks only the appropriate thread in a process
- Thread-level parallelism on multiprocessor



Continuations (in Functional Languages)

- Definition of a Continuation
 - representation of an instance of a computation at a point in time



call/cc in Scheme

call/cc = call-with-current-continuation

- A function
 - takes a function (f) to call as an argument
 - calls that function with a reference to current continuation (cont) as an argument
 - when cont is later called, the continuation is restored.
 - The argument to cont is returned from to the caller of call/cc



```
(call-with-current-continuation f)
...
  (f (x)
    ...
    (x return_arg)
)
```



Note

 For C-programmers, call/cc is effectively saving stack, and PC



Simple Example

```
(define (f arg)
    (arg 2)
    3)

(display (f (lambda (x) x))); displays 3

(display (call-with-current-continuation f))
;displays 2
```

Derived from http://en.wikipedia.org/wiki/Call-with-current-continuation



Another Simple Example

```
(define the-continuation #f)
(define (test)
  (let ((i 0))
   ; call/cc calls its first function argument, passing
   ; a continuation variable representing this point in
   ; the program as the argument to that function.
    In this case, the function argument assigns that
    continuation to the variable the-continuation.
   (call/cc (lambda (k) (set! the-continuation k)))
   : The next time the-continuation is called, we start here.
  (set! i (+ i 1))
  i))
```



Another Simple Example

```
> (test)
1
> (the-continuation)
2
> (the-continuation)
3
> ; stores the current continuation (which will print 4 next) away
> (define another-continuation the-continuation)
> (test) ; resets the-continuation
1
> (the-continuation)
2
> (another-continuation) ; uses the previously stored continuation
4
```

Derived from http://en.wikipedia.org/wiki/Continuation



Yet Another Simple Example

Derived from http://community.schemewiki.org/?call-with-current-continuation



Coroutine Example



Continuations

- A method to snapshot current state and return to the computation in the future
- In the general case, as many times as we like
- Variations and language environments (e.g. in C) result in less general continuations
 - e.g. one shot continuations, setjmp()/longjump()



What should be a kernel's execution model?

Note that the same question can be asked of applications



The two alternatives

No one correct answer From the view of the designer there are two alternatives.

Single Kernel Stack

Only one stack is used all the time to support all user threads.

Per-Thread Kernel Stack

Every user thread has a kernel stack.



Per-Thread Kernel Stack

A thread's kernel state is implicitly encoded in the kernel activation stack

- If the thread must block inkernel, we can simply switch from the current stack, to another threads stack until thread is resumed
- Resuming is simply switching back to the original stack
- Preemption is easy

Processes Model

```
example(arg1, arg2) {
   P1(arg1, arg2);
   if (need_to_block) {
        thread_block();
        P2(arg2);
   } else {
        P3();
   }
   /* return control to user */
   return SUCCESS;
}
```



Single Kernel Stack

"Event" or "Interrupt" Model

- How do we use a single kernel stack to support many threads?
 - Issue: How are system calls that block handled?
- ⇒ either *continuations*
 - Using Continuations to Implement Thread Management and Communication in Operating Systems. [Draves et al., 1991]
- ⇒ or stateless kernel (event model)
 - Interface and Execution Models in the Fluke Kernel. [Ford et al., 1999]
 - Also seL4



Continuations

- State required to resume a blocked thread is explicitly saved in a TCB
 - A function pointer
 - Variables
- Stack can be discarded and reused to support new thread
- Resuming involves discarding current stack, restoring the continuation, and continuing

```
example(arg1, arg2) {
  P1(arg1, arg2);
   if (need to block) {
        save_arg_in_TCB;
       thread_block(example_continue);
        /* NOT REACHED */
   } else {
       P3();
   thread syscall return(SUCCESS);
example_continue() {
   recover_arg2_from_TCB;
   P2(recovered arg2);
   thread_syscall_return(SUCCESS);
```



Stateless Kernel

- System calls can not block within the kernel
 - If syscall must block (resource unavailable)
 - Modify user-state such that syscall is restarted when resources become available
 - Stack content is discarded (functions all return)
- Preemption within kernel difficult to achieve.
 - ⇒ Must (partially) roll syscall back to a restart point
- Avoid page faults within kernel code
 - ⇒ Syscall arguments in registers
 - Page fault during roll-back to restart (due to a page fault) is fatal.



IPC implementation examples - Per thread stack

Send and Receive system call implemented by a non-blocking send part and a blocking receive part.

Block inside msg_rcv if no message available



IPC examples - Continuations

```
msg send rcv(msg, option,
       send size, rcv size, ...) {
  rc = msq send(msq, option,
       send size, ...);
  if (rc != SUCCESS)
       return rc;
  cur thread->continuation.msg = msg;
  cur_thread->continuation.option = option;
  cur thread->continuation.rcv size = rcv size;
  rc = msq rcv(msq, option, rcv size, ...,
       msq_rcv_continue); —
  return rc;
msg rcv continue() {
  msg = cur thread->continuation.msg;
  option = cur thread->continuation.option;
  rcv size = cur thread->continuation.rcv size;
  rc = msq_rcv(msq, option, rcv_size, ...,
       msq rcv continue);
  return rc;
```

The function to continue with if blocked



IPC Examples – stateless kernel

```
msq_send_rcv(cur_thread) {
   rc = msq_send(cur_thread);
   if (rc != SUCCESS)
        return rc;
                                                   Set user-level PC
                                                   to restart msg_rcv
   rc = msq rcv(cur thread);
                                                   only
   if (rc == WOULD BLOCK) {
       set_pc(cur_thread, msg_rcv_entry);
       return RESCHEDULE;
   return rc;
```



RESCHEDULE changes curthread on exiting the kernel

Single Kernel Stack

either continuations

per Processor, event model

- complex to program
- must be conservative in state saved (any state that might be needed)
- Mach (Draves), L4Ka::Strawberry, NICTA Pistachio, OKL4
- or stateless kernel
 - no kernel threads, kernel not interruptible, difficult to program
 - request all potentially required resources prior to execution
 - blocking syscalls must always be re-startable
 - Processor-provided stack management can get in the way
 - system calls need to be kept simple "atomic".
 - e.g. the fluke kernel from Utah
- low cache footprint
 - always the same stack is used!
 - reduced memory footprint



Per-Thread Kernel Stack

- simple, flexible
 - kernel can always use threads, no special techniques required for keeping state while interrupted / blocked
 - no conceptual difference between kernel mode and user mode
 - e.g. traditional L4, Linux, Windows, OS/161
- but larger cache footprint
- and larger memory consumption

