
## Microkernel Construction

**IPC Implementation** 



# **IPC Importance**





## General IPC Algorithm

- Validate parameters
- Locate target thread
  - if unavailable, deal with it
- Transfer message
  - untyped short IPC
  - typed message long IPC
- Schedule target thread
  - switch address space as necessary
- Wait for IPC



# **IPC - Implementation**

**Short IPC** 




#### Short IPC (uniprocessor)

- system-call preamble (disable intr)
- identify dest thread and check
  - same chief / no ipc redirection?
  - ready-to-receive?
- analyze msg and transfer
  - short: no action required
- switch to dest thread & address space
- system-call postamble

The critical path




### Short IPC (uniprocessor) "call"






#### Short IPC (uniprocessor) "send" (eagerly)







### Short IPC (uniprocessor) "send" (lazily)






























# **IPC**









## **Implementation Goal**

- Most frequent kernel op: short IPC
  - thousands of invocations per second
- Performance is critical:
  - structure IPC for speed
  - structure entire kernel to support fast IPC
- What affects performance?
  - cache line misses
  - TLB misses
  - memory references
  - pipe stalls and flushes
  - instruction scheduling



#### **Fast Path**

- Optimize for common cases
  - write in assembler
  - non-critical paths written in C++
    - but still fast as possible
- Avoid high-level language overhead:
  - function call state preservation
  - poor code "optimizations"
- We want every cycle possible!



### **IPC Attributes for Fast Path**

- untyped message
- single runnable thread after IPC
  - must be valid IPC call
  - switch threads, originator blocks
  - send phase:
    - the target is waiting
  - receive phase:
    - the sender is not ready to couple, causing us to block
- no receive timeout




## **Avoid Memory References!!!**

- Memory references are slow
  - avoid in IPC:
    - ex: use lazy scheduling
  - avoid in common case:
    - ex: timeouts
- Microkernel should minimize indirect costs
  - cache pollution
  - TLB pollution
  - memory bus




# **Optimized Memory**






Also: hard-wire TLB

## **TLB Problem**




# **Avoid Table Lookups**





### Validate Thread ID






### **Branch Elimination**

- Avoids mispredicts & stalls & flushes.
  - Increases latency for slow path




### TCB Resources



- One bit per resource
- Fast path checks entire word
  - if not 0, jump to resource handlers

# Message Transfer




IBM PowerPC 750, 500 MHz, 32 registers

Many cycles wasted on pipe flushes for privileged instructions.




### Slow Path vs. Fast Path





## Inter vs. Intra Address Space





# **IPC - Implementation**

Long IPC



system-call preamble (disable intr)

identify dest thread and check

same chief

ready-to-receive?

analyze msg and transfer

long/map:

Preemptions possible! (end of timeslice, device interrupt...)

Pagefaults possible! (in source and dest address space)

– transfer message –

- switch to dest thread & address space
- system-call postamble



- system-call pre (disable intr)
- identify dest thread and check
  - same chief
  - ready-to-receive?
- analyze msg and transfer
  - long/map:
    - lock both partners
    - transfer message –
    - unlock both partners
- switch to dest thread & address space
- system-call post

Preemptions possible! (end of timeslice, device interrupt...)

Pagefaults possible! (in source and dest address space)



- system-call pre (disable intr)
- identify dest thread and check
  - same chief
  - ready-to-receive?
- analyze msg and transfer
  - long/map:
    - lock both partners
    - enable intr
    - transfer message –
    - disable intr
    - unlock both partners
- switch to dest thread & address space
- system-call post

Preemptions possible! (end of timeslice, device interrupt...)

Pagefaults possible! (in source and dest address space)








## IPC - mem copy


- Why is it needed? Why not share?
  - Security
    - Need own copy
  - Granularity
    - Object small than a page or not aligned





### copy in - copy out

copy into kernel buffer






Universität Karlsruhe (TH)

### copy in - copy out

- copy into kernel buffer
- switch spaces






Universität Karlsruhe (TH)


#### copy in - copy out

- copy into kernel buffer
- switch spaces
- copy out of kernel buffer
- costs for n words
  - $2 \times 2n$  r/w operations
  - $3 \times n/8$  cache lines
    - 1×n/8 overhead cache misses (small n)
  - $4 \times n/8$  cache misses (large n)






Universität Karlsruhe (TH)






Universität Karlsruhe (TH)

select dest area (4+4 M)






- select dest area (4+4 M)
- map into source AS (kernel)






Universität Karlsruhe (TH)

- select dest area (4+4 M)
- map into source AS (kernel)
- copy data







- select dest area (4+4 M)
- map into source AS (kernel)
- copy data
- switch to dest space













Universität Karlsruhe (TH)

- problems
  - multiple threads per AS
  - mappings might change while message is copied






What about TLB?






- invalidate PTE
- flush TLB


• wh<mark>en leaving</mark> curr thread *during* ipc?






- invalidate PTE
- flush TLB


• when leaving curr thread *during* ipc:








THE UNIVERSITY OF NEW SOUTH WALES

current AS










• Alternative method:


Requires separation of TLB flush and load PT root Does therefore not work reasonably on x86. Load PT root implicitly includes TLB flush on x86. current AS

```
Leave thread:
   if mytcb.waddr ≠ nil then
          myPDE.TMarea := nil ;
         flush TLB;
         TLB flushed := true
   fi .
Thread switch:
   if TLB just flushed
         then TLB flushed := false
          else flush TLB
   fi;
   PT root := ...
```


Page Fault Resolution:



Page Fault Resolution:



Page Fault Resolution:



```
Page Fault
                       TM area PF:
  Resolution:
                           if myPDE.TMarea = destPDE.destarea then
                                tunnel to (partner);
                                 access dest area;
                                tunnel to (my)
                           fi;
                           myPDE.TMarea := destPDE.destarea .
               current AS
```


#### **Cost estimates**

	Copy in - copy out	Temporary mapping
R/W operations	2 × 2n	2n
Cache lines	3 × n/8	2 × n/8
Small n overhead cache misses	n/8	0
Large n cache misses	5 × n/8	3 × n/8
Overhead TLB misses	0	n / words per page
Startup instructions	0	50

#### 486 IPC costs

Mach: copy in/out

L4: temp mapping





# Dispatching



## Dispatching topics:

- thread switch
  - (to a specific thread)
  - to next thread to be scheduled
    - (to nil)
    - implicitly, when ipc blocks
- priorities
- preemption
  - time slices
  - wakeups, interruptions
- timeouts and wake-ups
  - time



# Dispatcher Thread switch to (dispatcher) select next ready thread, assume B switch to (B)

- Smaller stack per thread
- Dispatcher is preemptable
  - Improved interrupt latency if dispatching is time consuming

tcb[A].sp := SP; SP := disp thread bottom .



switch to (B)

switch to (dispatcher)

select next ready thread, assume *B* 

Thread B

- Optimizations :
  - disp thread is special
    - no user mode,
      - no own AS required
        - Can avoid AS switch
      - no id required
        - Freedom from tcb layout conventions
    - almost stateless (see priorities)
      - No need to preserve internal state between invocations

Why ??

 External state must be consistent

• 
$$costs (A \rightarrow B)$$


$$\approx$$
 costs (A  $\rightarrow$  disp  $\rightarrow$  B)

• 
$$costs(A \rightarrow disp \rightarrow A)$$
 are low

SP := tcb[A].sp;
if B ≠ A then
switch from A to B
else return
fi.

THE UNIVERSITY OF NEW SOUTH WALES


Universität Karlsruhe (TH)



# **Example: Simple Dispatch**



## **Example: Simple Dispatch**






# Example: Dispatch with 'Tick'




## Example: Dispatch with 'Tick'





## Example: Dispatch with 'Tick'






## Example: Dispatch with Interrupt




## Example: Dispatch with Interrupt





## Example: Dispatch with Interrupt





- dispatcher thread is also
  - idle thread

```
Thread A

Dispatcher Thread

switch to (dispatcher)

select next ready thread, assume B

B := A ;

B := A ;

B := A ;

B := A ;

A := A
```



#### **Priorities**

- 0 (lowest) ... 255
- hard priorities
- round robin per prio
- dynamically changeable

- ready tcb list per prio
- 'current tcb' per list

```
do

p := 255;

do

if current<sub>[p]</sub> ≠ nil

then B := current<sub>[p]</sub>;

return

fi;

p -= 1

until p < 0 od;

idle

od .

THE UNIVERSITY OF

NEW SOUTH WALES
```

#### **Priorities**

- Optimization
  - keep highest active prio

```
do

if current[highest active p] ≠ nil

then B := current[highest active p],

return

elif highest active p > 0

then highest active p -= 1

else
idle

fi
od .

THE UNIVERSITY OF

NEW SOUTH WALES

disp table

Prio 100

Prio 50

Prio 50

Prio 50

Universität Karlsruhe (TH)
```

#### Priorities, Preemption


```
highest active p :=
                     max (new p, highest active p).
                                                                                                    p= 110
                                                                                               intr/wakeup
                                                     disp table
do
   if current[highest active p] \neq nil
                                                      Prio 110
      then B := current[highest active p];
                                                      Prio 100
   elif highest active p > 0
       then highest active p -= 1
                                                      Prio 50
   else
       idle
   fi
od .
the university of
new south wales
```



#### Priorities, Preemption

What happens when a prio falls empty ?

```
do
   if current<sub>[highest active p]</sub> ≠ nil
then round robin if necessary;
               B := current[highest active p];
               return
    elif highest active p > 0
       then highest active p -= 1
    else
od .
round robin if necessary:
  if curr<sub>[hi act p]</sub> .rem ts = 0
    then curr<sub>[hi act p]</sub> := next;
           current [hi act p]. rem ts := new ts
  fi .
```






#### Priorities, Preemption

What happens when a prio falls empty ?

```
do
   if current<sub>[highest active p]</sub> ≠ nil
then round robin if necessary;
               B := current[highest active p];
               return
    elif highest active p > 0
       then highest active p -= 1
    else
        idle
od .
round robin if necessary:
  if curr<sub>[hi act p]</sub> .rem ts = 0
    then curr<sub>[hi act p]</sub> := next;
           current [hi act p]. rem ts := new ts
  fi .
```





#### Preemption

Preemption, time slice exhausted

```
do
    if current<sub>[highest active p]</sub> ≠ nil
then round robin if necessary;
                  B := current[highest active p];
                  return
    elif highest active p > 0
                                                                              disp table
         then highest active p -= 1
    else
         idle
                                                                                                                                  Remaining
                                                                                Prio 100
                                                                                                                                   time slice
od .
                                                                                 Prio 50
round robin if necessary:
  if curr<sub>[hi act p]</sub> .rem ts = 0
     then curr<sub>[hi act p]</sub> := next;
current<sub>[hi act p]</sub>.rem ts := new ts
  fi.
the university of
new south wales
                                                                                                                                         Universität Karlsruhe (TH)
```


#### Preemption

Preemption, time slice exhausted

```
do
    if current<sub>[highest active p]</sub> ≠ nil
then round robin if necessary;
                  B := current[highest active p];
                  return
    elif highest active p > 0
                                                                              disp table
         then highest active p -= 1
    else
         idle
                                                                                                                                   Remaining
                                                                                Prio 100
                                                                                                                                   time slice
                                                                                                                                    := new ts
od .
                                                                                 Prio 50
round robin if necessary:
  if current<sub>[hi act p]</sub> .rem ts = 0
  then current<sub>[hi act p]</sub> .rem ts := new ts ;
            current [hi act p] := next
  fi.
the university of
new south wales
                                                                                                                                         Universität Karlsruhe (TH)
```

Thread state toggles frequently (per ipc)


- ready ↔ waiting
  - delete/insert ready list is expensive
  - therefore: delete *lazily* from ready list





Thread state toggles frequently (per ipc)


- ready ↔ waiting
  - delete/insert ready list is expensive
  - therefore: delete *lazily* from ready list





Thread state toggles frequently (per ipc)


- ready ↔ waiting
  - delete/insert ready list is expensive
  - therefore: delete *lazily* from ready list





Thread state toggles frequently (per ipc)


- ready ↔ waiting
  - delete/insert ready list is expensive
  - therefore: delete *lazily* from ready list





Thread state toggles frequently (per ipc)

- ready ↔ waiting
  - delete/insert ready list is expensive
  - therefore: delete *lazily* from ready list
  - Whenever reaching a non-ready thread,
    - delete it from list
    - proceed with next






```
do
      round robin if necessary;
     if current<sub>[highest active p]</sub> ≠ nil
then B := current<sub>[highest active p]</sub>; return
      elif highest active p > 0
            then highest active p -= 1
      else
            idle
od .
round robin if necessary:
     while curr<sub>[hi act p]</sub> ≠ nil do
           if curr[hi act p].state = ready
                    then delete from list (curr<sub>[hi act p]</sub>)
                                                                                               ready
                                                                                                                               ready
           elif curr<sub>[hi act p]</sub>.rem ts = 0
                    then curr<sub>[hi act p]</sub>.rem ts := new ts
           else leave round robin if necessary
          fi;
           curr<sub>[hi act p]</sub> := next ;
     od .
                                                                                                                   Universität Karlsruhe (TH)
```








- raised-timeout costs are uncritical (occurr only after timeout exp time)
- most timeouts are never raised!







too expensive

Idea 1: unsorted list

insert timeout costs:

search + insert entry

20...100 cycles

find next timeout costs:

parse entire list

 $n \times 10..50$  cycles

raise timeout costs:

delete found entry

20..100 cycles

delete timeout costs:

delete entry

20..100 cycles



too expensive

Idea 2: sorted list

insert timeout costs:

search + insert entry

 $n/2 \times 10..50 + 20..100$  cycles

find next timeout costs:

find list head

10..50 cycles

raise timeout costs:

delete head

20..100 cycles

delete timeout costs:

delete entry

20..100 cycles

too expensive too complicated

Idea 3: sorted tree

insert timeout costs:

• search + insert entry  $\log n \times 20..100 + 20..100$  cycles

find next timeout costs:

• find list head 10..50 cycles


raise timeout costs:


delete head20..100 cycles


delete timeout costs:


delete entry20..100 cycles














Idea 4: unsorted wakeup classes

- insert timeout costs:
  - select class + add entry 10 + 20..100 cycles
- find next timeout costs:
  - search soon class
- raise timeout costs:
  - delete head
- delete timeout costs:
  - uelete timeout costs.
    - delete entry
- raised-timeout costs are uncritical (occurr only after timeout exp time)

20..100 cycles

20..100 cycles


 $s...n \times 10...50$ 

• BUT most timeouts are never raised !




still too expensive

# **Lazy Timeouts**




# **Lazy Timeouts**



# **Lazy Timeouts**

insert  $(t_I)$  delete timeout





# Lazy Sorting

- Keep a sorted list for fast lookup
- Don't sort on insert
  - insert is common
  - but timeouts are uncommon
- Sort lazily:
  - sort when walking wakeup list
  - thus we sort only when necessary



#### **Incremental Sorting**

- Combine the cost of sorting with cost of finding first thread to wake
- Problem: every addition to list resets the sorted flag, and thus we must perform entire list walk. But we want to avoid this.
- Alternative: maintain sorted list, and unsorted list.
   Merge the two lists when necessary.
  - merge can be incremental bubble sort
  - iow: we keep a list of new additions, so that we can remove the additions, without requiring a resort



#### **Issue**

- How common is insertion compared to wake up list searching/sorting?
  - Very
    - IPC more frequent than 'ticks'
    - Wakeup queues always unsorted
    - Approach seems dubious



# Security

# Is your system secure?



# Security defined by policy

- Examples
  - All users have access to all objects
  - Physical access to servers is forbidden
  - Users only have access to their own files
  - Users have access to their own files, group access files, and public files (UNIX)



# Security policy

Specifies who has what type of access to
which recourtees

which resources

Authentication

Authorization



#### All access is via IPC

- What microkernel mechanisms are needed for security?
  - How do we authenticate?
  - How do we perform authorization?
  - How do we implement arbitrary security policies?
  - How do we enforce arbitrary security policies?



#### Authentication

- Unforgeable thread identifiers
  - Thread identifiers can be mapped to
    - Tasks
    - Users
    - Groups
    - Machines
    - Domains
  - Authentication is outside the microkernel, any policy can be implemented.



#### **Authorization**

- Servers implement objects; clients access objects via IPC.
- Servers receive unforgeable client identities from the IPC mechanism
  - Servers can implement arbitrary access control policy
- No special mechanisms needed in the microkernel

Is this really true???




# Example Policy: Mandatory Access Control


- Objects assigned security levels
  - Top Secret, Secret, Classified, Unclassified
    - TS > S > C > UC
- Subjects (users) assigned security levels
  - Top Secret, Secret, Classified, Unclassified
- A subject (S) can read an object (O) iff
  - level(S) >= level(O)
- A subject (S) can write an object (O) iff
  - level(S) <= level(O)</pre>



# Secure System



## **Problem**



### Conclusion

# To control information flow we must control communication

- We need mechanisms to not only implement a policy
   we must also be able to *enforce* a policy!!!
- Mechanism should be flexible enough to implement and enforce all relevant security policies.






Within all system based on direct message transfer, protection is essentially a matter of message control. Using access control lists can be done at the server level, but maintenance of large distributed access control lists becomes hard when access rights change rapidly. The clan concept permits to complement the mentioned passive entity protection by active protection based on intercepting all communication of suspicious subjects.


A *clan* is a set of tasks headed by a *chief* task. Inside the clan all messages are transferred freely and the kernel guarantees message integrity. But whenever a message tries to cross a clan's borderline, regardless of whether it is outgoing or incoming, it is redirected to the clan's chief. This chief may inspect the message (including the sender and receiver ids as well as the contents) and decide whether or not it should be passed to the destination to which it was addressed. Obviously subject restriction and local reference monitors can be implemented outside the kernel by means of clans. Since chief are tasks at user level, the clan concept allows more sophisticated and user definable checks as well as active control.





 A clan is a set of tasks headed by a chief task


## Intra-Clan IPC



Direct IPC by microkernel




## Inter-Clan IPC




- Microkernel redirects IPC to next chief
- Chief (user task) *can* forward IPC or modify or ...










































# Example




Direct-Preserving-Deceiving (DPD) is a simple mechanism to realize security.

Imagine the blue task is a tool you have from the Internet. Without DPD there is no relevant security. The blue thread  $T_3$  wants to get some private information from  $T_1$ .



# Example




Direct-Preserving-Deceiving (DPD) is a simple mechanism to realize security.

Imagine the blue task is a tool you have from the Internet. Without DPD there is no relevant security. The blue thread  $T_3$  want to get some private information from  $T_1$ .

The chief  $C_2$  can send an IPC to  $T_1$  so it appears that it came from  $T_2$ .



## Example



Direct-Preserving-Deceiving (DPD) is a simple mechanism to realize security.


Imagine the blue task is a tool you have from the Internet. Without DPD there is no relevant security. The blue thread  $T_3$  want to get some private information from  $T_1$ .

The chief  $C_2$  can send an IPC to  $T_1$  so it appears that it came from  $T_2$ .

The important fact is that with DPD when  $T_1$  gets an IPC from  $C_2$  then he definitely knows that the message came from inside the clan  $C_2$ . Vice versa is the same.



## Remote IPC






- Remote IPC
- Multi-level security
- Debugging
- Heterogeneity



# Secure System using Clans & Chiefs




#### **Problems with Clans & Chiefs**


- Static
  - A chief is assigned when task is started
    - If we might want to control IPC, we must always assign a chief
- General case requires many more IPCs
  - Every task has its own chief



# The most general system configuration


 If a pair could communicate freely we still require 3 IPCs where one would suffice







- For each source and destination we actually deliver to X, where X is one of:
  - Destination
  - Intermediary




- If X is
  - Destination
    - We have a fast path when source and destination can communication freely






- If X is
  - Invalid
    - We have a barrier that prevents communication completely





- If X is
  - Intermediary
    - Enforce security policy
      - Monitor, analyze, reject, modify each IPC
    - Audit communication






## Deception

- To be able to transparently insert an intermediary, intermediaries must be able to deceive the destination into believing the intermediary is the source.
- An intermediary (I) can impersonate a source
   (S) in IPC to a destination (D)
  - I [S]=> D
  - Iff R(S,D) = I or
  - $\blacksquare$  R(S,D) = x and I[x]=>D



## Case 1


• I[S]=>D if R(S,D) = I






## Case 2

• I[S] = > D if R(S,D) = x, and I[x] = > D






# Secure System using IPC Redirection





# IPC Redirection can implement Clans & Chiefs



# Disadvantages and Issues

- The check for if impersonation is permitted is defined recursively
  - Could be expensive to validate
- Dynamic insertion of transparent intermediaries is easy, removal is hard.
  - There might be "state" along a path of intermediaries, redirection controller cannot know unless it has detailed knowledge and/or coordination with intermediaries.
- Cannot determine IPC path of an impersonated message as path may not exist after message arrives
- Centralized redirection controller



## Summary

- In microkernel based systems information flow is via communication
  - Communication control is necessary to enforce security policy.
- Any mechanism for communication control must be flexible enough to implement arbitrary security policies.
- We examined two "policy-free" mechanisms to provide communication control
  - Clans & Chiefs
  - Redirection
    - Neither is perfect
- Current research: Virtual Threads, Capabilities

