

Advantages of Dynamic Scheduling

- Handles cases when dependences unknown at compile time
 - (e.g., because they may involve a memory reference)
- It simplifies the compiler
- Allows code that compiled for one pipeline to run efficiently on a different pipeline
- Hardware speculation, a technique with significant performance advantages, that builds on dynamic scheduling

COMP4211 05s1 Seminar 3: Dynamic Scheduling

Slides on Tomasulo's approach due to
David A. Patterson, 2001

Scoreboarding slides due to
Oliver F. Diessel, 2005

W03S1

W03S2

HW Schemes: Instruction Parallelism

- Key idea: Allow instructions behind stall to proceed
 - DIVD F0, F2, F4
 - ADDD F10, F0, F8
 - SUBD F12, F8, F14
- Enables out-of-order execution and allows out-of-order completion
- Will distinguish when an instruction *begins execution* and when it *completes execution*; between 2 times, the instruction is *in execution*
- In a dynamically scheduled pipeline, all instructions pass through issue stage in order (*in-order issue*)

W03S3

Overview

- We'll look at two schemes for implementing dynamic scheduling
 - Scoreboarding from the 1964 CDC 6600 computer, and
 - Tomasulo's Algorithm, as implemented for the FP unit of the IBM 360/91 in 1966
- Since scoreboardng is a little closer to in-order execution, we'll look at it first

W03S4

Dynamic Scheduling Step 1

- Simple pipeline had 1 stage to check both structural and data hazards: Instruction Decode (ID), also called Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
 - Issue**—Decode instructions, check for structural hazards
 - Read operands**—Wait until no data hazards, then read operands

W0355

Scoreboarding

- Instructions pass through the **issue stage** in order
- Instructions can be stalled or bypass each other in the **read operands stage** and enter execution out of order
- Scoreboarding** allows instructions to execute out of order when there are sufficient resources and no data dependencies
- Named after the CDC 6600 scoreboard, which developed this capability


W0356

Scoreboarding ideas

- Note that WAR and WAW hazards can occur with out-of-order execution
 - Scoreboarding deals with both of these by **stalling the later instruction** involved in the name dependence
- Scoreboarding** aims to maintain an execution rate of one instruction per cycle when there are no structural hazards
 - Executes instructions **as early as possible**
 - When the next instruction to execute is stalled, other instructions can be issued and executed if they do not depend on any active or stalled instruction
- Taking advantage of out-of-order execution requires multiple instructions to be in the EX stage simultaneously
 - Achieved with **multiple functional units**, with **pipelined** functional units, or both
- All instructions go through the scoreboard; the scoreboard centralizes control of issue, operand reading, execution and writeback
 - All hazard resolution is centralized in the scoreboard as well

W0357

A Scoreboard for MIPS



W0358

Steps in Execution with Scoreboarding

1. **Issue** if a f.u. for the instruction is free and no other active instruction has the same destination register
 - Thus avoids structural and WAW hazards
 - Stalls subsequent fetches when stalled
2. **Read operands** when all source operands are available
 - Note forwarding not used
 - A source operand is available if no earlier issued active instruction is going to write it
 - Thus resolves RAW hazards dynamically
3. **Execution begins** when the f.u. receives its operands; scoreboard notified when execution completes
4. **Write result** after WAR hazards have been resolved
 - Eg, consider the code

```
DIV.D F0, F2, F4
ADD.D F10, F0, F8
SUB.D F8, F8, F14
```

the ADD.D cannot proceed to read operands until DIV.D completes;
SUB.D can execute but not write back until ADD.D has read F8.

W03S9

Scoreboarding details

3 parts to scoreboard:

1. Instruction status

- Indicates which of the 4 steps an instruction is in

2. Functional unit status (9 fields)

Busy - is the f.u. busy or not

Op - the operation to be performed

Fi - destination register

Fj, Fk - source register numbers

Qj, Qk - f.u. producing source registers Fj, Fk

Rj, Rk - flags indicating when Fj, Fk are ready - set to "No" after operands read

3. Register result status

- Indicates which functional unit will write each register
- Left blank if not the destination of an active instruction

W03S10

Scoreboard eg - partially progressed comp.

Instruction status								
Instruction	Issue	Read operands	Execution complete	Write result				
L.D F6,34(R2)	✓	✓	✓	✓				
L.D F2,45(R3)	✓	✓	✓					
MUL.D F0,F2,F4	✓							
SUB.D F8,F6,F2	✓							
DIV.D F10,F0,F6	✓							
ADD.D F6,F8,F2								

Functional unit status									
Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2	R3				No	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2	Integer	Yes	No	
Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes	

Register result status								
F0	F2	F4	F6	F8	F10	F12	...	F30
FU	Mult1	Integer		Add	Divide			

S11

Scoreboard example continued

(Assume 2 cyc for +, 10 cyc for *, 40 cyc for /)

Instruction status								
Instruction	Issue	Read operands	Execution complete	Write result				
L.D F6,34(R2)	✓	✓	✓	✓				
L.D F2,45(R3)	✓	✓	✓	✓				
MUL.D F0,F2,F4	✓	✓	✓	✓				
SUB.D F8,F6,F2	✓	✓	✓	✓				
DIV.D F10,F0,F6	✓							
ADD.D F6,F8,F2	✓	✓	✓	✓				

Functional unit status									
Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes	

Register result status								
F0	F2	F4	F6	F8	F10	F12	...	F30
FU	Mult1	Integer		Add	Divide			

I3512

Scoreboard bookkeeping

Instruction status	Wait until	Bookkeeping
Issue	Not Busy[FU] and not Result[D]	Busy[FU] \leftarrow yes; Op[FU] \leftarrow op; Fi[FU] \leftarrow D; Fj[FU] \leftarrow S1; Fk[FU] \leftarrow S2; Qj \leftarrow Result[S1]; Qk \leftarrow Result[S2]; Rj \leftarrow not Qj; Rk \leftarrow not Qk; Result[D] \leftarrow FU;
Read operands	Rj and Rk	Rj \leftarrow No; Rk \leftarrow No; Qj \leftarrow 0; Qk \leftarrow 0;
Execution complete	Functional unit done	
Write result	$\forall f ((Fj[f] \neq Fi[FU] \text{ or } Rj[f] = \text{No}) \text{ & } (Fk[f] \neq Fi[FU] \text{ or } Rk[f] = \text{No}))$	$\forall f (\text{if } Qj[f] = \text{FU} \text{ then } Rj[f] \leftarrow \text{Yes});$ $\forall f (\text{if } Qk[f] = \text{FU} \text{ then } Rk[f] \leftarrow \text{Yes});$ Result[Fi[FU]] \leftarrow 0; Busy[FU] \leftarrow No;

W03S13

Scoreboarding assessment

- 1.7 improvement for FORTRAN and 2.5 for hand-coded assembly on CDC 6600!
 - Before semiconductor main memory or caches...
- On the CDC 6600 required about as much logic as a functional unit - quite low
- Large number of buses needed - however, since we want to issue multiple instructions per clock more wires are needed in any case

W03S14

Limits to Scoreboarding

- A scoreboard uses available ILP to minimize the number of stalls due to true data dependencies.
- Scoreboarding is constrained in achieving this goal by:
 - Available parallelism - determines whether independent instructions can be found
 - The number of scoreboard entries - limits how far ahead we can look
 - The number and types of functional units - contributes to structural stalls
 - The presence of antidependences and output dependences which lead to WAR and WAW hazards

W03S15

A more sophisticated approach: Tomasulo's Algorithm

- For IBM 360/91 (before caches!)
- Goal: High Performance without special compilers
- Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations
 - This led Tomasulo to try to figure out how to get more effective registers — **renaming in hardware!**
- Why Study 1966 Computer?
- The descendants of this have flourished!
 - Alpha 21264, HP 8000, MIPS 10000, Pentium III, PowerPC 604, ...


W03S16

Tomasulo Algorithm

- Control & buffers distributed with Function Units (FU)
 - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming ;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue

W03S17

Tomasulo Organization



W03S18

Reservation Station Components

Op: Operation to perform in the unit (e.g., + or -)

V_j, V_k: Value of Source operands

- Store buffers has V field, result to be stored

Q_j, Q_k: Reservation stations producing source registers (value to be written)

- Note: Q_j, Q_k=0 => ready

- Store buffers only have Q_i for RS producing result

Busy: Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

W03S19


Three Stages of Tomasulo Algorithm

- Issue**—get instruction from FP Op Queue
If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).
- Execute**—operate on operands (EX)
When both operands ready then execute; if not ready, watch Common Data Bus for result
- Write result**—finish execution (WB)
Write on Common Data Bus to all awaiting units; mark reservation station available
 - Normal data bus: data + destination ("go to" bus)
 - Common data bus: data + source ("come from" bus)
 - 64 bits of data + 4 bits of Functional Unit source address
 - Write if matches expected Functional Unit (produces result)
 - Does the broadcast
 - Example speed:
2 clocks for F1 .pt. +,-; 10 for * ; 40 clks for /

W03S20


Instruction stream

Tomasulo Example



W03S21



Tomasulo Example Cycle 2



Note: Can have multiple loads outstanding


W03S23

Tomasulo Example Cycle 1



W03S22

Tomasulo Example Cycle 3



W03S24

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?

Tomasulo Example Cycle 4

Instruction status:

Instruction	j	k	Issue		Comp	Result
			Exec	Write		
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4		
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	Yes	SUBD	M(A1)		Load2	
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD		R(F4)	Load2	
	Mult2	No					

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU	Mult1	Load2	M(A1)	Add1				

- Load2 completing; what is waiting for Load2?

W03S25

Tomasulo Example Cycle 6

Instruction status:

Instruction	j	k	Issue		Comp	Result
			Exec	Write		
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4		
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	M(A2)	Add2	Add1	Mult2			

- Issue ADDD here despite name dependency on F6?

W03S27

Tomasulo Example Cycle 5

Instruction status:

Instruction	j	k	Issue		Comp	Result
			Exec	Write		
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4		
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Mult1	M(A2)	M(A1)	Add1	Mult2			

- Timer starts down for Add1, Mult1

W03S26

Tomasulo Example Cycle 7

Instruction status:

Instruction	j	k	Issue		Comp	Result
			Exec	Write		
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4		
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	M(A2)	Add2	Add1	Mult2			

- Add1 (SUBD) completing; what is waiting for it?

W03S28

Tomasulo Example Cycle 12

Instruction status:

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op		RS	
			Vj	Vk	Qj	Qk
	Add1	No				
	Add2	No				
	Add3	No				
3	Mult1	Yes	MULTD	M(A2)	R(F4)	
	Mult2	Yes	DIVD		M(A1)	Mult1

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1	M(A2)	(M-M+N(M-M))	Mult2				

W03S33

Tomasulo Example Cycle 13

Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address	
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op		RS	
			Vj	Vk	Qj	Qk
	Add1	No				
	Add2	No				
	Add3	No				
2	Mult1	Yes	MULTD	M(A2)	R(F4)	
	Mult2	Yes	DIVD		M(A1)	Mult1

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
13	FU	Mult1	M(A2)	(M-M+N(M-M))	Mult2				

W03S34

Tomasulo Example Cycle 14

Instruction status:

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op		RS	
			Vj	Vk	Qj	Qk
	Add1	No				
	Add2	No				
	Add3	No				
1	Mult1	Yes	MULTD	M(A2)	R(F4)	
	Mult2	Yes	DIVD		M(A1)	Mult1

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
14	FU	Mult1	M(A2)	(M-M+N(M-M))	Mult2				

W03S35

Tomasulo Example Cycle 15

Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address	
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15		Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op		RS	
			Vj	Vk	Qj	Qk
	Add1	No				
	Add2	No				
	Add3	No				
0	Mult1	Yes	MULTD	M(A2)	R(F4)	
	Mult2	Yes	DIVD		M(A1)	Mult1

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU	Mult1	M(A2)	(M-M+N(M-M))	Mult2				

- Mult1 (MULTD) completing; what is waiting for it?

W03S36

Tomasulo Example Cycle 16

Instruction status:

Instruction	j	k	Issue	Exec	Write
				Comp	Result
LD	F6	34+	R2	1	3 4
LD	F2	45+	R3	2	4 5
MULTD	F0	F2	F4	3	15 16
SUBD	F8	F6	F2	4	7 8
DIVD	F10	F0	F6	5	
ADD	F6	F8	F2	6	10 11

Load1	Busy	Address
Load2	No	
Load3	No	

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
16	FU	M*F4	M(A2)	(M-M+N(M-M))	Mult2					

- Just waiting for Mult2 (DIVD) to complete

W03S37

**Faster than light computation
(skip a couple of cycles)**

Tomasulo Example Cycle 55

Instruction status:

Instruction	j	k	Issue	Exec	Write
				Comp	Result
LD	F6	34+	R2	1	3 4
LD	F2	45+	R3	2	4 5
MULTD	F0	F2	F4	3	15 16
SUBD	F8	F6	F2	4	7 8
DIVD	F10	F0	F6	5	
ADD	F6	F8	F2	6	10 11

Load1	Busy	Address
Load2	No	
Load3	No	

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
55	FU	M*F4	M(A2)	(M-M+N(M-M))	Mult2					

W03S39

Tomasulo Example Cycle 56

Instruction status:

Instruction	j	k	Issue	Exec	Write
				Comp	Result
LD	F6	34+	R2	1	3 4
LD	F2	45+	R3	2	4 5
MULTD	F0	F2	F4	3	15 16
SUBD	F8	F6	F2	4	7 8
DIVD	F10	F0	F6	5	56
ADD	F6	F8	F2	6	10 11

Load1	Busy	Address
Load2	No	
Load3	No	

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU	M*F4	M(A2)	(M-M+N(M-M))	Mult2					

- Mult2 (DIVD) is completing; what is waiting for it?

W03S40

Tomasulo Example Cycle 57

Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	
LD	F2	45+	R3	2	4	5	
MULTD	F0	F2	F4	3	15	16	
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5	56	57	
ADD	F6	F8	F2	6	10	11	

Reservation Stations:

Time	Name	Busy	Op	Vj	S1	S2	RS	RS
	Add1	No						
	Add2	No						
	Add3	No						
	Mult1	No						
	Mult2	Yes	DIVD	M*F4	M(A1)			

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU	M*F4	M(A2)	(M-M+F4)	(M-M+F4)	(M-M+F4)	Result		

- Once again: In-order issue, out-of-order execution and out-of-order completion.

W03S41

Tomasulo Drawbacks

- Complexity**
 - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA:AQA 2/e, but not in silicon!
- Many associative stores (CDB) at high speed**
- Performance limited by Common Data Bus**
 - Each CDB must go to multiple functional units
⇒ high capacitance, high wiring density
 - Number of functional units that can complete per cycle limited to one!
 - » Multiple CDBs ⇒ more FU logic for parallel assoc stores
- Non-precise interrupts!**
 - We will address this later

W03S42

Tomasulo Loop Example

Loop: LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loop	

- This time assume Multiply takes 4 clocks
- Assume 1st load takes 8 clocks (L1 cache miss), 2nd load takes 1 clock (hit)
- To be clear, will show clocks for SUBI, BNEZ
 - Reality: integer instructions ahead of fl. pt. Instructions
- Show 2 iterations

W03S43

Loop Example

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1			Load1	No	
1	MULTD	F4	F0	F2			Load2	No	
1	SD	F4	0	R1			Load3	No	
2	LD	F0	0	R1			Store1	No	
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

Iteration Count: 2

Reservation Stations:

Time	Name	Busy	Op	Vj	S1	S2	RS
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Code:

LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loop	

Added Store Buffers:

Instruction Loop:

Register result status:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
0	80	Fu								

Value of Register used for address, iteration control:

W03S44

Why can Tomasulo overlap iterations of loops?

- Register renaming

- Multiple iterations use different physical destinations for registers (dynamic loop unrolling).

- Reservation stations

- Permit instruction issue to advance past integer control flow operations
- Also buffer old values of registers - totally avoiding the WAR stall that we saw in the scoreboard.

- Other perspective: Tomasulo building data flow dependency graph on the fly.

W03S65

Tomasulo's scheme offers 2 major advantages

- (1) the distribution of the hazard detection logic

- distributed reservation stations and the CDB
- If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
- If a centralized register file were used, the units would have to read their results from the registers when register buses are available.

- (2) the elimination of stalls for WAW and WAR hazards

W03S66

What about Precise Interrupts?

- Tomasulo had:

In-order issue, out-of-order execution, and out-of-order completion

- Need to "fix" the out-of-order completion aspect so that we can find precise breakpoint in instruction stream.

W03S67

Relationship between precise interrupts and speculation:

- Speculation is a form of guessing.
- Important for branch prediction:
 - Need to "take our best shot" at predicting branch direction.
- If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly:
 - This is exactly same as precise exceptions!
- Technique for both precise interrupts/exceptions and speculation: *in-order completion or commit*
- See later lecture on Speculation

W03S68

Summary

- Reservations stations: *implicit register renaming* to larger set of registers + buffering source operands
 - Prevents registers as bottleneck
 - Avoids WAR, WAW hazards of Scoreboard
 - Allows loop unrolling in HW
- Not limited to basic blocks
(integer units gets ahead, beyond branches)
- Today, helps cache misses as well
 - Don't stall for L1 Data cache miss (insufficient ILP for L2 miss?)
- Lasting Contributions
 - Dynamic scheduling
 - Register renaming
 - Load/store disambiguation
- 360/91 descendants are Pentium III; PowerPC 604;
MIPS R10000; HP-PA 8000; Alpha 21264

W03S69