# Seminar Presentation Semester 2 2004

# Software Approaches to Exploiting Instruction Level Parallelism

Lecture notes by: David A. Patterson
Boris Savkovic

# Outline

1. Introduction	TALK @
2. Basic Pipeline Scheduling	TALK ®
3. Instruction Level Parallelism and Dependencies ————	TALK @
4. Local Optimizations and Loops	TALK ©
5. Global Scheduling Approaches ————————————————————————————————————	TALK @
6. HW Support for Aggressive Optimization Strategies	TAI K 🕾

# INTRODUCTION

# How does software based scheduling differ from hardware based scheduling?

Unlike hardware based approaches, the overhead due to intensive analysis of the instruction sequence, is generally not an issue:

# INTRODUCTION

# How does software based scheduling differ from hardware based scheduling?

Unlike hardware based approaches, the overhead due to intensive analysis of the instruction sequence, is generally not an issue:

→ We can afford to perform more detailed analysis of the instruction sequence

# INTRODUCTION

# How does software based scheduling differ from hardware based scheduling?

Unlike hardware based approaches, the overhead due to intensive analysis of the instruction sequence, is generally not an issue:

- We can afford to perform more detailed analysis of the instruction sequence
- We can generate more information about the instruction sequence and thus involve more factors into optimizing the instruction sequence

# INTRODUCTION

# How does software based scheduling differ from hardware based scheduling?

Unlike hardware based approaches, the overhead due to intensive analysis of the instruction sequence, is generally not an issue:

- ➤ We can afford to perform more detailed analysis of the instruction sequence
- ➤ We can generate more information about the instruction sequence and thus involve more factors into optimizing the instruction sequence

# BUT:

→ There will be a significant number of cases where not enough information can be extracted from the instruction sequence statically to perform an optimization:

e.g.:  $\rightarrow$  do two pointer point to the same memory location?

→ what is the upper bound on the induction variable of a loop?

# INTRODUCTION

# How does software based scheduling differ from hardware based scheduling?

# STILL:

➤ We can assist the hardware during compile time by exposing more ILP in the instruction sequence and/or performing some classic optimizations,

# INTRODUCTION

# How does software based scheduling differ from hardware based scheduling?

# STILL:

- We can assist the hardware during compile time by exposing more ILP in the instruction sequence and/or performing some classic optimizations,
- → We can take exploit characteristics of the underlying architecture to increase performance (e.g. the most trivial example is the branch delay slot),

# INTRODUCTION


# How does software based scheduling differ from hardware based scheduling?

# STILL:

- → We can assist the hardware during compile time by exposing more ILP in the instruction sequence and/or performing some classic optimizations.
- We can take exploit characteristics of the underlying architecture to increase performance (e.g. the most trivial example is the branch delay slot),
- → The above tasks are usually performed by an optimizing compiler via a series of analysis and transformations steps (see next slide).

# INTRODUCTION


# Architecture of a typical optimizing compiler



# INTRODUCTION

# Compile-Time Optimizations are subject to many predictable and unpredictable factors:

→ In analogy to hardware approaches, it might be very difficult to judge the benefit gained from a transformation applied to a given code segment,




# INTRODUCTION

# Compile-Time Optimizations are subject to many predictable and unpredictable factors:

In analogy to hardware approaches, it might be very difficult to judge the benefit gained from a transformation applied to a given code segment,


This is because changes at compile-time can have many side-effects, which are not easy to quantize and/or measure for different program behavior and/or inputs



# INTRODUCTION

# Compile-Time Optimizations are subject to many predictable and unpredictable factors:

- → In analogy to hardware approaches, it might be very difficult to judge the benefit gained from a transformation applied to a given code segment,
- This is because changes at compile-time can have many side-effects, which are not easy to quantize and/or measure for different program behavior and/or inputs




 Different compilers emit code for different architectures, so identical transformations might produce better or worse performance, depending on how the hardware schedules instructions

# INTRODUCTION

# Compile-Time Optimizations are subject to many predictable and unpredictable factors:

Existing ILP in Source Program (Z)

- In analogy to hardware approaches, it might be very difficult to judge the benefit gained from a transformation applied to a given code segment,
- This is because changes at compile-time can have many side-effects, which are not easy to quantize and/or measure for different program behavior and/or inputs




→ Different compilers emit code for different architectures, so identical transformations might produce better or worse performance, depending on how the hardware schedules instructions

These are just a few trivial thoughts .... There are many many more issues to consider!


# INTRODUCTION

# What are some typical optimizations?



# INTRODUCTION

# What are we going to concentrate on today?



# Outline

# BASIC PIPELINE SCHEDULING

# STATIC BRANCH PREDICTION

→ Basic pipeline scheduling techniques involve static prediction of branches, (usually) without extensive analysis at compile time

# BASIC PIPELINE SCHEDULING

# STATIC BRANCH PREDICTION

- → Basic pipeline scheduling techniques involve static prediction of branches, (usually) without extensive analysis at compile time
- → Static prediction methods are based on expected/observed behavior at branch points.

# BASIC PIPELINE SCHEDULING

# STATIC BRANCH PREDICTION

- Basic pipeline scheduling techniques involve static prediction of branches, (usually) without extensive analysis at compile time
- Static prediction methods are based on expected/observed behavior at branch points.
- → Usually based on heuristic assumptions, that are easily violated, which we will address in the subsequent slides

# BASIC PIPELINE SCHEDULING


# STATIC BRANCH PREDICTION

- Basic pipeline scheduling techniques involve static prediction of branches, (usually) without extensive analysis at compile time
- Static prediction methods are based on expected/observed behavior at branch points.
- Usually based on heuristic assumptions, that are easily violated, which we will address
  in the subsequent slides
- → KEY IDEA: Hope that our assumption is correct. If yes, then we've gained a performance improvement. Otherwise, program is still correct, all we've done is iwastei a clock cycle. Overall we've hope to gain.

# BASIC PIPELINE SCHEDULING

# STATIC BRANCH PREDICTION


- Basic pipeline scheduling techniques involve static prediction of branches, (usually) without extensive analysis at compile time
- Static prediction methods are based on expected/observed behavior at branch points.
- → Usually based on heuristic assumptions, that are easily violated, which we will address in the subsequent slides
- → KEY IDEA: Hope that our assumption is correct. If yes, then we've gained a performance improvement. Otherwise, program is still correct, all we've done is iwastei a clock cycle. Overall we've hope to gain.



# BASIC PIPELINE SCHEDULING


# 1.) Direction based Predictions (predict taken/not taken)

- Assume branch behavior is highly predictable at compile time,
- Perform scheduling by predicting branch statically as either taken or not taken,
- Alternatively choose forward going branches as non taken and backward going branches as taken, i.e. exploit loop behavior,



# BASIC PIPELINE SCHEDULING

Example: Filling a branch delay slot, a Code Sequence (Left) and its Flow-Graph (Right)



# Example: Filling a branch delay slot, a Code Sequence (Left) and its Flow-Graph (Right)

R1!=0

R1!=0

DSUBU
R1,R1,R3
BEQZ
R1,R1,R3
BEQZ
R1,R1,R3
R1,L

R1 == 0

DADDU R7,R8,R9

B3

1.) DSUBU and BEQZ are output dependent on LD,

# Example: Filling a branch delay slot, a Code Sequence (Left) and its Flow-Graph (Right)

R1 != 0

R1 != 0

R1,0(R2)

DSUBU R1,R1,R3

R1,L

OR R4,R5,R6
DADDU R10,R4,R3

R1 == 0

B2


DADDU R7,R8,R9

B3

- 1.) DSUBU and BEQZ are output dependent on LD,
- 2.) If we knew that the branch was taken with a high probability, then DADDU could be moved into block B1, since it doesnít have any dependencies with block B2,

# BASIC PIPELINE SCHEDULING

Example: Filling a branch delay slot, a Code Sequence (Left) and its Flow-



- 1.) DSUBU and BEQZ are output dependent on LD,
- 2.) If we knew that the branch was taken with a high probability, then DADDU could be moved into block B1, since it doesnit have any dependencies with block B2,
- 3.) Conversely, knowing the branch was not taken, then OR could be moved into block B1, since it doesn't depend on anything in B3,

# BASIC PIPELINE SCHEDULING

# 2.) Profile Based Predictions

- Collect profile information at run-time
- Since branches tend to be ibimodiallyî distributed, i.e. highly biased, a more accurate prediction can be made, based on collected information



# Outline

1. Introduction	<b>&gt;</b>	DONE ©
2. Basic Pipeline Scheduling —————		DONE ©
3. Instruction Level Parallelism and Dependenci	es	TALK ⊗
Local Optimizations and Loops	<b></b>	TALK ⊗
5. Global Scheduling Approaches ————	-	TALK ⊗
6. HW Support for Aggressive Optimization Stra	tegies	TALK 🕾

# What is instruction Level Parallelism (ILP)?

→ Inherent property of a sequence of instructions, as a result of which some instructions can be allowed to execute in parallel. (This shall be our definition)

ILP


# What is instruction Level Parallelism (ILP)?

- ▶ Inherent property of a sequence of instructions, as a result of which some instructions can be allowed to execute in parallel. (This shall be our definition)
- Note that this definition implies parallelism across a sequence of instruction (block). This could be a loop, a conditional, or some other valid sequence statements.

What is instruction Level Parallelism (ILP)?

- Inherent property of a sequence of instructions, as a result of which some instructions can be allowed to execute in parallel. (This shall be our definition)
- → Note that this definition implies parallelism across a sequence of instruction (block). This could be a loop, a conditional, or some other valid sequence statements.
- → There is an upper bound, as too how much parallelism can be achieved, since by definition parallelism is an inherent property of a sequence of instructions,

ILP



# How do we exploit ILP?

- → Have a collection of transformations, that operate on or across program blocks, either producing ifaster codeî or exposing more ILP. Recall from before:
- Our transformations should rearrange code, from data available statically at compile time and from the knowledge of the underlying hardware.


# How do we exploit ILP?

- ➤ KEY IDEA: These transformations do one of the following (or both), while preserving correctness:
  - 1.) Expose more ILP, such that later transformations in the compiler can exploit this exposure of more ILP.
  - Perform a rearrangement of instructions, which results in increased performance (measured in size of execution time, or some other metric of interest)

ILP

# **Loop Level Parallelism and Dependence**

→ We will look at two techniques (software pipelining and static loop unrolling) that can detect and expose more loop level parallelism.



A dependence, which only applies, if a loop is iterated.

A dependence within the body of the loop itself (i.e. within one iteration).

# An Example of Loop Level Dependences

→ Consider the following loop:

for (i = 0; i <= 100; i++) {
$$= A[i] + C[i]; // S1$$

$$B[i+1] = B[i] + ; // S2$$

A Loop Independent Dependence

N.B. how do we know A[i+1] and A[i+1] refer to the same location? In general by performing pointer/index variable analysis from conditions know at compile time.

ILP

ILP

# An Example of Loop Level Dependences


Consider the following loop:

Two Loop Carried Dependences

Weill make use of these concepts when we talk about software pipelining and loop unrolling!


# Perform high level optimizations, that are very likely to improve performance, but do not generally depend on the target architecture. E.g.: - Scalar Replacement of Aggregates - Data-Cache Optimizations - Procedure Integration - Constant Propagation - Symbolic Substitution VARIOUS IR OPTIMISATIONS THIS IS WHAT I AM GOING TO TALK ABOUT


What are typical transformations?



Outline

1. Introduction	DONE ©
2. Basic Pipeline Scheduling	DONE ©
3. Instruction Level Parallelism and Dependencies ————	DONE ©
4. Local Optimizations and Loops	TALK ⊗
5. Global Scheduling Approaches ————————————————————————————————————	TALK ⊗
6. HW Support for Aggressive Optimization Strategies ———	TALK ⊜





LOCAL

# STATIC LOOP UNROLLING (continued)

Let us assume the following latencies for our pipeline:

INSTRUCTION PRODUCING RESULT	INSTRUCTION USING RESULT	LATENCY (in CC)*
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0

# LOCAL

# STATIC LOOP UNROLLING (continued)

→ Let us assume the following latencies for our pipeline:

· ·		1	
INSTRUCTION PRODUCING RESULT	INSTRUCTION USING RESULT	LATENCY (in CC)*	
FP ALU op	Another FP ALU op	3	
FP ALU op	Store double	2	
Load double	FP ALU op	1	
Load double	Store double	0	

<sup>→</sup> Also assume that functional units are fully pipelined or replicated, such that one instruction can issue every clock cycle (assuming it's not waiting on a result!)

# STATIC LOOP UNROLLING (continued)

→ Let us assume the following latencies for our pipeline:

INSTRUCTION PRODUCING RESULT	INSTRUCTION USING RESULT	LATENCY (in CC)*	
FP ALU op	Another FP ALU op	3	_
FP ALU op	Store double	2	
Load double	FP ALU op	1	
Load double	Store double	0	

Also assume that functional units are fully pipelined or replicated, such that one instruction can issue every clock cycle (assuming it's not waiting on a result!)

# STATIC LOOP UNROLLING (continued) ñ issuing our intructions

Let us issue the MIPS sequence of instructions obtained:


# **CLOCK CYCLE ISSUED** →Loop: L.D F0,0(R1) stall F4,F0,F2 ADD.D stall stall S.D F4,0(R1) DADDUI R1,R1,#-8 stall BNE R1,R2,Loop 9 stall 10

<sup>\* -</sup> CC == Clock Cycles


<sup>→</sup> Assume no structural hazards exist, as a result of the previous assumption

<sup>\* -</sup> CC == Clock Cycles

<sup>\* -</sup> CC == Clock Cycles



LOCAL



# STATIC LOOP UNROLLING (continued)

- → Hence, if we could decrease the loop management overhead, we could increase the performance.
- → SOLUTION : Static Loop Unrolling
  - → Make n copies of the loop body, adjusting the loop terminating conditions and perhaps renaming registers (we'ill very soon see why!),

# STATIC LOOP UNROLLING (continued)

- → Hence, if we could decrease the loop management overhead, we could increase the performance.
- → SOLUTION : Static Loop Unrolling
  - → Make n copies of the loop body, adjusting the loop terminating conditions and perhaps renaming registers (we'ill very soon see why!),
  - $\Rightarrow$  This results in less loop management overhead, since we effectively merge n iterations into one !

LOCAL

# STATIC LOOP UNROLLING (continued)

- → Hence, if we could decrease the loop management overhead, we could increase the performance.
- → SOLUTION : Static Loop Unrolling
  - → Make n copies of the loop body, adjusting the loop terminating conditions and perhaps renaming registers (we'ill very soon see why!),
  - $\Rightarrow$  This results in less loop management overhead, since we effectively merge n iterations into one !
  - → This exposes more ILP, since it allows instructions from different iterations to be scheduled together!

LOCAL


# STATIC LOOP UNROLLING (continued) ñ issuing our instructions

→ The unrolled loop from the running example with an unroll factor of n = 4 would then be:

Loop:	L.D	F0,0(R1)
	ADD.D	F4,F0,F2
	S.D	F4,0(R1)
	L.D	F6,-8(R1)
	S.D	F8,F6,F2
	ADD.D	F8,-8(R1)
	L.D	F10,-16(R1)
	ADD.D	F12,F10,F2
	S.D	F12,-16(R1)
	L.D	F14,-24(R1)
	ADD.D	F16,F14,F2
	S.D	F16,-24(R1)
	DADDUI	R1,R1,#-32
	BNE	R1,R2,Loop

# STATIC LOOP UNROLLING (continued) ñ issuing our instructions

→ The unrolled loop from the running example with an unroll factor of n = 4 would then be:



# STATIC LOOP UNROLLING (continued) ñ issuing our instructions

Letis schedule the unro	lled loop or	n our pipeline:	CLOCK CYCLE ISSUED
Loop:	L.D	F0,0(R1)	1
	L.D	F6,-8(R1)	2
	L.D	F10,-16(R1)	3
	L.D	F14,-24(R1)	4
	ADD.D	F4,F0,F2	5
	ADD.D	F8,F6,F2	6
	ADD.D	F12,F10,F2	7
	ADD.D	F16,F14,F2	8
	S.D	F4,0(R1)	9
	S.D	F8,-8(R1)	10
	DADDUI	R1,R1,#-32	11
	S.D	F12,16(R1)	12
	BNE	R1,R2,Loop	13
	S.D	F16,8(R1);	14

# LOCAL

LOCAL

# STATIC LOOP UNROLLING (continued) ñ issuing our instructions

R1,R2,Loop

BNE

Let's schedule the unrolled loop on our pipeline: CLOCK CYCLE ISSUED

This takes 14 cycles for 1 iteration of the unrolled loop.
→ We gain an increase in performance, at the expense of extra code and higher register usage/pressure
→ The performance gain

on superscalar architectures would be

even higher!

instructions

on our pipeline.			CLOCK CYCLE	ISSUE
Loop:	L.D	F0,0(R1)		1
	L.D	F6,-8(R1)		2
	L.D	F10,-16(R1)		3
	L.D	F14,-24(R1)		4
	ADD.D	F4,F0,F2		5
	ADD.D	F8,F6,F2		6
	ADD.D	F12,F10,F2		7
	ADD.D	F16,F14,F2		8
	S.D	F4,0(R1)		9
	S.D	F8,-8(R1)		10
	DADDUI	R1,R1,#-32		11
	S.D	F12,16(R1)		12
	BNE	R1,R2,Loop		13
	S.D	F16,8(R1);		14

# STATIC LOOP UNROLLING (continued)

However loop unrolling has some significant complications and disadvantages:

→ Unrolling with an unroll factor of n, increases the code size by (approximately) n. This might present a problem,

LOCAL



# STATIC LOOP UNROLLING (continued)

# However loop unrolling has some significant complications and disadvantages:

- Unrolling with an unroll factor of n, increases the code size by (approximately) n. This might present a problem,
- → Imagine unrolling a loop with a factor n= 4, that is executed a number of times that is not a multiple of four:
  - → one would need to provide a copy of the original loop and the unrolled loop,
  - → this would increase code size and management overhead significantly,
  - $\rightarrow$  this is problem, since we usually donft know the upper bound (UB) on the induction variable (which we took for granted in our example),
  - $\rightarrow$  more formally, the original copy should be included if (UB mod n /= 0), i.e. number of iterations is not a multiple of the unroll factor

# STATIC LOOP UNROLLING (continued)

However loop unrolling has some significant complications and disadvantages:

We usually need to perform register renaming, such that we decrease dependencies within the unrolled loop. This increases the register pressure!

# LOCAL

# STATIC LOOP UNROLLING (continued)

# However loop unrolling has some significant complications and disadvantages:


- → We usually need to perform register renaming, such that we decrease dependencies within the unrolled loop. This increases the register pressure!
- → The criteria for performing loop unrolling are usually very restrictive!

# LOCAL

LOCAL

# SOFTWARE PIPELINING

Software Pipelining is an optimization that can improve the loop-execution-performance of any system that allows ILP, including VLIW and superscalar architectures,



# SOFTWARE PIPELINING

LOCAL

Which was executed in the following sequence on our pipeline:

Loop:	L.D	F0,0(R1)	•
		stall	2
	ADD.D	F4,F0,F2	,
		stall	4
		stall	,
	S.D	F4,0(R1)	(
	DADDUI	R1,R1,#-8	
		stall	ě
	BNE	R1,R2,Loop	9

stall

10

Consider the following instruction sequence from before:

Loop: L.D F0,0(R1) ; F0 = array elem.


ADD.D F4,F0,F2 ; add scalar in F2


SOFTWARE PIPELINING

S.D F4,0(R1) ; store result

DADDUI R1,R1,#-8 ; decrement ptr

BNE R1,R2,Loop ; branch if R1 !=R2





# LOCAL

# SOFTWARE PIPEL INING

## How is this done?

- $1 \rightarrow$  unroll loop body with an unroll factor of n. we'll take n = 3 for our example
- 2 -> select order of instructions from different iterations to pipeline
- 3 → ipasteî instructions from different iterations into the new pipelined loop body

Letís schedule our running example (repeated below) with software pipelining:

F0.0(R1) : F0 = arrav elem. L.D Loop: F4.F0.F2 : add scalar in F2 ADD.D S.D F4,0(R1) : store result DADDUI R1,R1,#-8 ;decrement ptr

> BNE R1.R2.Loop: branch if R1!=R2

#### L.D F0,0(R1) Iteration i: F4,F0,F2 ADD.D

F4,F0,F2

SOFTWARE PIPELINING

→ Step 1 → unroll loop body with an unroll factor of n. weill take n = 3 for our example

F4,0(R1) S.D Iteration i + 1: L.D F0,0(R1)

ADD.D

S.D F4,0(R1) Iteration i + 2: L.D F0,0(R1)

> ADD D F4,F0,F2 S.D F4,0(R1)


# Notes:


- 1.) We are unrolling the loop body Hence no loop overhead Instructions are shown!
- 2.) There three iterations will be icollapsedî into a single loop body containing instructions from different iterations of the original loop body.

LOCAL

# SOFTWARE PIPELINING

→ Step 2 → select order of instructions from different iterations to pipeline






# LOCAL

LOCAL

# SOFTWARE PIPELINING

→ Now we just insert a loop preheader & postheader and the pipelined loop is finished:



Loop: S.D F4,16(R1); M[i]

ADD.D F4,F0,F2 ; M[iñ1]

SOFTWARE PIPELINING

 $L.D \qquad F0,0(R1) \quad ;\, M[\,i\,\,\tilde{n}\,\,2\,]$ 

DADDUI R1,R1,\$-8 BNE R1,R2,Loop

→ Our pipelined loop can run in 5 cycles per iteration (steady state), which is better than the initial running time of 6 cycles per iteration, but less than the 3.5 cycles achieved with loop unrolling

LOCAL

# **SOFTWARE PIPELINING**

Loop: S.D F4,16(R1) ; M[i]

ADD.D F4,F0,F2 ; M[iñ1]

L.D F0,0(R1) ; M[iñ2] DADDUI R1,R1,\$-8

BNE R1,R2,Loop

- → Our pipelined loop can run in 5 cycles per iteration (steady state), which is better than the initial running time of 6 cycles per iteration, but less than the 3.5 cycles achieved with loop unrolling
- → Software pipelining can be though of a symbolic loop unrolling, which is analogous to Tomasulois algorithm

SOFTWARE PIPELINING

Loop: S.D F4,16(R1); M[i]

ADD.D F4,F0,F2 ; M[iñ1]

L.D F0,0(R1) ; M[iñ2]


DADDUI R1,R1,\$-8
BNE R1,R2,Loop

- → Our pipelined loop can run in 5 cycles per iteration (steady state), which is better than the initial running time of 6 cycles per iteration, but less than the 3.5 cycles achieved with loop unrolling
- Software pipelining can be though of a symbolic loop unrolling, which is analogous to Tomasulois algorithm
- → Similar to loop unrolling, not knowing the number of iterations of a loop might require extra overhead code to manage loops that are not executed a multiple of our unroll factor used in constructing the pipelined loop.

# **SOFTWARE PIPELINING & LOOP UNROLLING: A Comparison**

# LOOP UNROLLING

Consider the parallelism (in terms of overlapped instructions) vs. time curve for a loop That is scheduled using loop unrolling:




- ➤ The unrolled loop is does not run at maximum overlap, due to entry and exit overhead associated with each iteration of the unrolled loop.
- A Loop with an unroll factor of n, and m iterations when run, will incur m/n non-maximal throughs

# **SOFTWARE PIPELINING & LOOP UNROLLING: A Comparison**

# **SOFTWARE PIPELINING**

In contrast, software pipelining only incurs a penalty during start up (pre-header) and drain (post-header):



The pipelined loop only incurs non-maximum overlap during start up and drain, since we're pipelining instructions from different iterations and thus minimize the stalls arising from dependencies between different iterations of the pipelined loop.

# Outline

1. Introduction	DONE ©
2. Basic Pipeline Scheduling	DONE ©
3. Instruction Level Parallelism and Dependencies ————	DONE ☺
4. Local Optimizations and Loops	DONE ☺
5. Global Scheduling Approaches —————	TALK ⊗
6. HW Support for Aggressive Optimization Strategies ———	TALK ⊗

# GLOBAL

# Global Scheduling Approaches

The Approaches seen so far work well with linear code segments,



# **Global Scheduling Approaches**

- → The Approaches seen so far work well with linear code segments,
- For programs with more complex control flow (i.e. more branching), our approaches so far would not very effective, since we cannot move code across (non-LOOP) branches,

# **Global Scheduling Approaches**

- → The Approaches seen so far work well with linear code segments,
- For programs with more complex control flow (i.e. more branching), our approaches so far would not very effective, since we cannot move code across (non-LOOP) branches,
- → Hence we would ideally like to be able to move instructions across branches,

# **GLOBAL**

# **Global Scheduling Approaches**

- → The Approaches seen so far work well with linear code segments,
- → For programs with more complex control flow (i.e. more branching), our approaches so far would not very effective, since we cannot move code across (non-LOOP) branches,
- → Hence we would ideally like to be able to move instructions across branches,
- → Global scheduling approaches perform code movement across branches, based on the relative frequency of execution across different control flow paths,

# GLOBAL

# Global Scheduling Approaches

- The Approaches seen so far work well with linear code segments,
- For programs with more complex control flow (i.e. more branching), our approaches so far would not very effective, since we cannot move code across (non-LOOP) branches,
- Hence we would ideally like to be able to move instructions across branches,
- Global scheduling approaches perform code movement across branches, based on the relative frequency of execution across different control flow paths,
- → This approach must deal with both control dependencies (on branches) and data dependencies that exist both within and across basic blocks,

# GLOBAL


GLOBAL

# **Global Scheduling Approaches**

- → The Approaches seen so far work well with linear code segments,
- → For programs with more complex control flow (i.e. more branching), our approaches so far would not very effective, since we cannot move code across (non-LOOP) branches,
- → Hence we would ideally like to be able to move instructions across branches,
- → Global scheduling approaches perform code movement across branches, based on the relative frequency of execution across different control flow paths,
- → This approach must deal with both control dependencies (on branches) and data dependencies that exist both within and across basic blocks,
- → Since static global scheduling is subject to numerous constraints, hardware approaches exist for either eliminating (multiple-issue Tomasulo) or supporting compile time scheduling, as we'll see in the next section.

# Global Scheduling Approaches:


We will briefly look at two common global scheduling approaches



# GLOBAL

# **Global Scheduling Approaches:**


We will briefly look at two common global scheduling approaches



→ Both approaches are usually suitable for scientific code with intensive loops and accurate profile data,

# Global Scheduling Approaches:

We will briefly look at two common global scheduling approaches



- → Both approaches are usually suitable for scientific code with intensive loops and accurate profile data,
- → Both approaches are incur heavy penalties for control flow, that does not follow the predicted flow of control,

# GLOBAL

# **Global Scheduling Approaches:**

We will briefly look at two common global scheduling approaches

- → Both approaches are usually suitable for scientific code with intensive loops and accurate profile data,
- → Both approaches are incur heavy penalties for control flow, that does not follow the predicted flow of control,
- → The latter is a consequence of moving any overhead associated with global instruction movement to less frequented blocks of code.

# **GLOBAL**

# **Trace Scheduling**


# Two Steps:

# 1.)Trace Selection

→ Find likely sequence of basic blocks (trace) of (statically predicted or profile predicted) long sequence of straight line code

# 2.) Trace Compaction

→ Try to schedule instructions along the trace as early as possible within the trace. On VLIW processors, this also implies packing the instructions into as few instructions as possible



→ Since we move instructions, along the trace, between basic blocks, compensating code is inserted along control flow edges that are not included in the trace to guarantee program correctness.

# Trace Scheduling


# Two Steps:

# 1.)Trace Selection

→ Find likely sequence of basic blocks (trace) of (statically predicted or profile predicted) long sequence of straight line code

# 2.) Trace Compaction

→ Try to schedule instructions along the trace as early as possible within the trace. On VLIW processors, this also implies packing the instructions into as few instructions as possible



**GLOBAL** 

# Trace Scheduling


# Two Steps:

# 1.)Trace Selection

→ Find likely sequence of basic blocks (trace) of (statically predicted or profile predicted) long sequence of straight line code

# 2.) Trace Compaction

→ Try to schedule instructions along the trace as early as possible within the trace. On VLIW processors, this also implies packing the instructions into as few instructions as possible



- → Since we move instructions, along the trace, between basic blocks, compensating code is inserted along control flow edges that are not included in the trace to guarantee program correctness,
- → This means that for control flow deviation from the trace, we are very likely to incur heavy penalties,

# **Trace Scheduling**


# Two Steps:

# 1.)Trace Selection

→ Find likely sequence of basic blocks (trace) of (statically predicted or profile predicted) long sequence of straight line code

# 2.) Trace Compaction

→ Try to schedule instructions along the trace as early as possible within the trace. On VLIW processors, this also implies packing the instructions into as few instructions as possible



- → Since we move instructions, along the trace, between basic blocks, compensating code is inserted along control flow edges that are not included in the trace to guarantee program correctness,
- → This means that for control flow deviation from the trace, we are very likely to incur heavy penalties,
- → Trace scheduling essentially treats each branch as a jump, hence we gain a performance enhancement, if we select a trace, indicative of program flow behavior. If we are wrong in our guess, the compensating code is likely to adversely affect behavior


**GLOBAL** 

# Superblock Scheduling (for loops)

# Problems with trace scheduling:


- → In trace scheduling entries into the middle of a trace cause significant problems, since we need to place compensating code at each entry,
- Superblock scheduling groups the basic blocks along a trace into extended basic blocks (i.e. one entry edge, multiple exit edges),or superblocks.
- → When the trace is left, we only provide one piece of code C for the remaining iterations of the loop

→ The underlying assumptions is that the compensating code C will not be executed frequently. If it is then creating a superblock out of C is a possible option,



# Problems with trace scheduling:

- In trace scheduling entries into the middle of a trace cause significant problems, since we need to place compensating code at each entry,
- Superblock scheduling groups the basic blocks along a trace into extended basic blocks (i.e. one entry edge, multiple exit edges),or superblocks.
- → When the trace is left, we only provide one piece of code C for the remaining iterations of the loop



**GLOBAL** 

# Superblock Scheduling (for loops)

# Problems with trace scheduling:

- In trace scheduling entries into the middle of a trace cause significant problems, since we need to place compensating code at each entry,
- → Superblock scheduling groups the basic blocks along a trace into extended basic blocks (i.e. one entry edge, multiple exit edges),or superblocks.
- → When the trace is left, we only provide one piece of code C for the remaining iterations of the loop
  - remaining iterations of the loop
- → The underlying assumptions is that the compensating code C will not be executed frequently. If it is then creating a superblock out of C is a possible option,
- This approaches significantly reduces the bookkeeping associated with this optimization.

# Superblock Scheduling (for loops)

# Problems with trace scheduling:

- → In trace scheduling entries into the middle of a trace cause significant problems, since we need to place compensating code at each entry,
- Superblock scheduling groups the basic blocks along a trace into extended basic blocks (i.e. one entry edge, multiple exit edges),or superblocks.
- → When the trace is left, we only provide one piece of code C for the remaining iterations of the loop
- e e
- → The underlying assumptions is that the compensating code C will not be executed frequently. If it is then creating a superblock out of C is a possible option,
- → This approaches significantly reduces the bookkeeping associated with this optimization,
- → It can however lead to larger code increases than for trace scheduling.


# Outline

1. Introduction	<b>&gt;</b>	DONE ©
2. Basic Pipeline Scheduling	<b>&gt;</b>	DONE ©
Instruction Level Parallelism and Dependencies	•	DONE @
4. Local Optimizations and Loops	•	DONE @
5. Global Scheduling Approaches ————————————————————————————————————	<b>&gt;</b>	DONE @
6. HW Support for Aggressive Optimization Strategies	<b>&gt;</b>	TAI K 🕾

# Superblock Scheduling (for loops)

# Problems with trace scheduling:

- → In trace scheduling entries into the middle of a trace cause significant problems, since we need to place compensating code at each entry,
- Superblock scheduling groups the basic blocks along a trace into extended basic blocks (i.e. one entry edge, multiple exit edges),or superblocks.
- → When the trace is left, we only provide one piece of code C for the remaining iterations of the loop



- → The underlying assumptions is that the compensating code C will not be executed frequently. If it is then creating a superblock out of C is a possible option,
- This approaches significantly reduces the bookkeeping associated with this optimization,
- → It can however lead to larger code increases than for trace scheduling,
- → Allows a better estimate of the cost of compensating code C, since we are now dealing with one piece of compensating code.

HW

# HW Support for exposing more ILP at compile-time

All techniques seen so far produce potential improvements in executions time, but are subject to numerous criteria that must be satisfied, before we can safely apply these techniques.

HW

# HW Support for exposing more ILP at compile-time

- → All techniques seen so far produce potential improvements in executions time, but are subject to numerous criteria that must be satisfied, before we can safely apply these techniques.
- → If our \angle applicability criteria\hat{\text{fail}}, then a conservative guess is the best that we can do, so far,

# HW Support for exposing more ILP at compile-time

- All techniques seen so far produce potential improvements in executions time, but are subject to numerous criteria that must be satisfied, before we can safely apply these techniques.
- → If our \angle applicability criteria\hat{\text{riteria}} fail, then a conservative guess is the best that we can do, so far.
- → Hence we need supporting hardware mechanisms, that preserve correctness at runtime, while improving our ability to speculate effectively:

HW

# HW Support for exposing more ILP at compile-time

- → All techniques seen so far produce potential improvements in executions time, but are subject to numerous criteria that must be satisfied, before we can safely apply these techniques.
- → If our iapplicability criteriai fail, then a conservative guess is the best that we can do, so far.
- → Hence we need supporting hardware mechanisms, that preserve correctness at runtime, while improving our ability to speculate effectively:

**Predicated Instructions** 

Consider the following code:

If 
$$(A == 0) \{S = T;\}$$

→ Which we can translate to MIPS as follows (assuming R1,R2,R3 hold A,S,T respectively):

BNEZ R1,L

ADDU R2,R3,R0

L:

→ With support for predicated instructions, the above C code would translate to :

# HW

HW

# **Predicated Instructions**

- → What are the implications? (continued)
  - 4.) we have effectively reduced branch pressure, which otherwise might have prevented issue of the second instruction (depending on architecture)

# **Predicated Instructions**

- ➤ What are the implications? (continued)
  - 4.) we have effectively reduced branch pressure, which otherwise might have prevented issue of the second instruction (depending on architecture)

# **HOWEVER:**

5.) usually a whole block is control dependent on a branch. Thus all instructions within that block would need to be predicated, which can be very inefficient

HW

# **Predicated Instructions**

- ➤ What are the implications? (continued)
  - 4.) we have effectively reduced branch pressure, which otherwise might have prevented issue of the second instruction (depending on architecture)

# **HOWEVER:**

- 5.) usually a whole block is control dependent on a branch. Thus all instructions within that block would need to be predicated, which can be very inefficient
- → this might be solved with full predication, where every instruction is predicated!

Predicated Instructions

- ➤ What are the implications? (continued)
  - 4.) we have effectively reduced branch pressure, which otherwise might have prevented issue of the second instruction (depending on architecture)

# HOWEVER:

- 5.) usually a whole block is control dependent on a branch. Thus all instructions within that block would need to be predicated, which can be very inefficient
- → this might be solved with full predication, where every instruction is predicated!
- 6.) annulations of an instruction (whose condition evaluates to be false) is usually done late in the pipeline to allow sufficient time for condition evaluation.

## Predicated Instructions

- What are the implications? (continued)
  - 4.) we have effectively reduced branch pressure, which otherwise might have prevented issue of the second instruction (depending on architecture)

# HOWEVER:

- 5.) usually a whole block is control dependent on a branch. Thus all instructions within that block would need to be predicated, which can be very inefficient
- → this might be solved with full predication, where every instruction is predicated!
- 6.) annulations of an instruction (whose condition evaluates to be false) is usually done late in the pipeline to allow sufficient time for condition evaluation.
- ightharpoonup this however means, that annulled instruction effectively reduce our CPI. If there are too many (e.g. when predicating large blocks), we might be faced with significant performance losses

### Predicated Instructions

- What are the implications? (continued)
  - 7.) since predicated instruction introduce data dependencies on the condition evaluation, we might be subject addition stalls while waiting for the data hazard on the condition to be cleared!

HW

# **Predicated Instructions**

- What are the implications? (continued)
  - 7.) since predicated instruction introduce data dependencies on the condition evaluation, we might be subject addition stalls while waiting for the data hazard on the condition to be cleared!
  - 8.) Since predicated instruction perform more work than normal instructions (i.e. might require to be pipeline-resident for more clock cycles due to higher workload) in the instruction set, these might lead to an overall increase of the CPI of the architecture.

**Predicated Instructions** 

- ➤ What are the implications? (continued)
  - 7.) since predicated instruction introduce data dependencies on the condition evaluation, we might be subject addition stalls while waiting for the data hazard on the condition to be cleared!
  - 8.) Since predicated instruction perform more work than normal instructions (i.e. might require to be pipeline-resident for more clock cycles due to higher workload) in the instruction set, these might lead to an overall increase of the CPI of the architecture.

Hence most current architectures include few simple predicated instructions

HW

# Outline

1. Introduction DONE ©
2. Basic Pipeline Scheduling DONE ©
3. Instruction Level Parallelism and Dependencies DONE ©
4. Local Optimizations and Loops DONE ©
5. Global Scheduling Approaches DONE ©
6. HW Support for Aggressive Optimization Strategies DONE ©

Just a brief summary to go!

# SUMMARY

1.) Compile-Time optimizations provide a number of analysis-intensive optimizations that otherwise could not be performed at run-time due to the high overhead associated with the analysis.

SUM

# **SUMMARY**

- 1.) Compile-Time optimizations provide a number of analysis-intensive optimizations that otherwise could not be performed at run-time due to the high overhead associated with the analysis.
- 2.) Compiler based approaches are usually limited by the inaccuracy or unavailability of data and control flow behavioral information of the program at run time.

SUMMARY

- 1.) Compile-Time optimizations provide a number of analysis-intensive optimizations that otherwise could not be performed at run-time due to the high overhead associated with the analysis.
- 2.) Compiler based approaches are usually limited by the inaccuracy or unavailability of data and control flow behavioral information of the program at run time.
- 3.) Compilers can reorganize code such that more ILP is exposed for further optimizations or more ILP during run-time.

SUM

SUM

# SUMMARY

- 1.) Compile-Time optimizations provide a number of analysis-intensive optimizations that otherwise could not be performed at run-time due to the high overhead associated with the analysis.
- 2.) Compiler based approaches are usually limited by the inaccuracy or unavailability of data and control flow behavioral information of the program at run time.
- 3.) Compilers can reorganize code such that more ILP is exposed for further optimizations or more ILP during run-time.

# CONCLUSION:

- 1.) The most efficient approach is a hardware software co-scheduling approach, where the hardware and compiler co-operatively exploit as much information as possible within the respective restrictions of each approach.
- 2.) Such an approach is most likely to produce highest performance!

# REFERENCES

ìComputer Architecture: A Quantitative Approachî.
 J.L. Hennessy & D.A. Patterson.
 Morgan Kaufmann Publishers, 3<sup>rd</sup> Edition.

ìOptimizing Compilers for Modern Architecturesî.
 S. Muchnik.
 Morgan Kaufmann Publishers, 2<sup>nd</sup> Edition.

ìAdvanced Compiler Design & Implementationî.
 S. Muchnik.
 Morgan Kaufmann Publishers, 2<sup>nd</sup> Edition.

 ìCompilers: Principles, Techniques and Toolsî: A.V. Aho, R. Sethi, J.D. Ullman. Addision Wesly Longman Publishers,2<sup>nd</sup> Edition. REF