System Calls

Interface and Implementation



Learning Outcomes

- A high-level understanding of *System Call* interface
 - Mostly from the user's perspective
 - From textbook (section 1.6)
- Understanding of how the application-kernel boundary is crossed with system calls in general
 - Including an appreciation of the relationship between a case study (OS/161 system call handling) and the general case.
- Exposure architectural details of the MIPS R3000
 - Detailed understanding of the of exception handling mechanism
 - From "Hardware Guide" on class web site



System Calls

Interface



The Structure of a Computer System





System Calls

- Can be viewed as special function calls
 - Provides for a controlled entry into the kernel
 - While in kernel, they perform a privileged operation
 - Returns to original caller with the result
- The system call interface represents the abstract machine provided by the operating system.



The System Call Interface: A Brief Overview

- From the user's perspective
 - Process Management
 - File I/O
 - Directories management
 - Some other selected Calls
 - There are many more
 - On Linux, see man syscalls for a list



Some System Calls For Process Management

Process management

Call	Description					
pid = fork()	Create a child process identical to the parent					
pid = waitpid(pid, &statloc, options)	Wait for a child to terminate					
s = execve(name, argv, environp)	Replace a process' core image					
exit(status)	Terminate process execution and return status					



Some System Calls For File Management

The management							
Call	Description						
fd = open(file, how,)	Open a file for reading, writing or both						
s = close(fd)	Close an open file						
n = read(fd, buffer, nbytes)	Read data from a file into a buffer						
n = write(fd, buffer, nbytes)	Write data from a buffer into a file						
position = lseek(fd, offset, whence)	Move the file pointer						
s = stat(name, &buf)	Get a file's status information						

File management



System Calls

• A stripped down shell:

```
if (fork() != 0) {
    /* Parent code */
    waitpid( -1, &status, 0);
} else {
    /* Child code */
    execve (command, parameters, 0);
}
```

```
/* repeat forever */
/* display prompt */
/* input from terminal */
```

```
/* fork off child process */
```

```
/* wait for child to exit */
```

```
/* execute command */
```



System Calls

UNIX	Win32	Description
fork	CreateProcess	Create a new process
waitpid	WaitForSingleObject	Can wait for a process to exit
execve	(none)	CreateProcess = fork + execve
exit	ExitProcess	Terminate execution
open	CreateFile	Create a file or open an existing file
close	CloseHandle	Close a file
read	ReadFile	Read data from a file
write	WriteFile	Write data to a file
lseek	SetFilePointer	Move the file pointer
stat	GetFileAttributesEx	Get various file attributes
mkdir	CreateDirectory	Create a new directory
rmdir	RemoveDirectory	Remove an empty directory
link	(none)	Win32 does not support links
unlink	DeleteFile	Destroy an existing file
mount	(none)	Win32 does not support mount
umount	(none)	Win32 does not support mount
chdir	SetCurrentDirectory	Change the current working directory
chmod	(none)	Win32 does not support security (although NT does)
kill	(none)	Win32 does not support signals
time	GetLocalTime	Get the current time

Some Win32 API calls



System Call Implementation

Crossing user-kernel boundary



A Simple Model of CPU Computation

- The fetch-execute cycle
 - Load memory contents from address in program counter (PC)
 - The instruction
 - Execute the instruction
 - Increment PC
 - Repeat



CPU Registers



A Simple Model of CPU Computation

- Stack Pointer (SP)
- Status Register
 - Condition codes
 - Positive result
 - Zero result
 - Negative result
- General Purpose Registers
 - Holds operands of most instructions
 - Enables programmers (compiler) to minimise memory references.

CPU Registers





Privileged-mode Operation

- To protect operating system execution, two or more CPU modes of operation exist
 - Privileged mode (system-, kernel-mode)
 - All instructions and registers are available
 - User-mode
 - Uses 'safe' subset of the instruction set
 - Only affects the state of the application itself
 - They cannot be used to uncontrollably interfere with OS
 - Only 'safe' registers are accessible

CPU Registers





Example Unsafe Instruction

- "cli" instruction on x86 architecture
 - Disables interrupts
- Example exploit

```
cli /* disable interrupts */
```

```
while (true)
```

```
/* loop forever */;
```



Privileged-mode Operation

Memory Address Space

16

5	0xFFFFFFFF	Accessible only to Kernel-mode
У	0x80000000	
		Accessible to User- and Kernel-mode
	0x00000000	

- The accessibility of addresses within an address space changes depending on operating mode
 - To protect kernel code and data
- Note: The exact memory ranges are usually configurable, and vary between CPU architectures and/or operating systems.



Questions we'll answer

- There is only one register set
 - How is register use managed?
 - What does an application expect a system call to look like?
- How is the transition to kernel mode triggered?
- Where is the OS entry point (system call handler)?
- How does the OS know what to do?



System Call Mechanism Overview

- System call transitions triggered by special processor instructions
 - User to Kernel
 - System call instruction
 - Kernel to User
 - Return from privileged mode instruction



System Call Mechanism Overview

- Processor mode
 - Switched from user-mode to kernel-mode
 - Switched back when returning to user mode
- Stack Pointer (SP)
 - User-level SP is saved and a kernel SP is initialised
 - User-level SP restored when returning to user-mode
- Program Counter (PC)
 - User-level PC is saved and PC set to kernel entry point
 - User-level PC restored when returning to user-level
 - Kernel entry via the designated entry point must be strictly enforced



System Call Mechanism Overview

- Registers
 - Set at user-level to indicate system call type and its arguments
 - A convention between applications and the kernel
 - Some registers are preserved at user-level or kernel-level in order to restart user-level execution
 - Depends on language calling convention etc.
 - Result of system call placed in registers when returning to user-level
 - Another convention



Why do we need system calls?

- Why not simply jump into the kernel via a function call????
 - Function calls do not
 - Change from user to kernel mode
 - and eventually back again
 - Restrict possible entry points to secure locations
 - To prevent entering after any security checks



Steps in Making a System Call



The MIPS R2000/R3000

• Before looking at system call mechanics in some detail, we need a basic understanding of the MIPS R3000



Coprocessor 0

- The processor control registers are located in CP0
 - Exception/Interrupt management registers
 - Translation management registers
- CP0 is manipulated using mtc0 (move to) and mfc0 (move from) instructions
 - mtc0/mfc0 are only accessible in kernel mode.





CPO Registers

• Exception Management

- c0_cause
 - Cause of the recent exception
- c0_status
 - Current status of the CPU
- c0_epc
 - Address of the instruction that caused the exception
- c0_badvaddr
 - Address accessed that caused the exception

Miscellaneous

- c0_prid
 - Processor Identifier

Memory Management

- c0_index
- c0_random
- c0_entryhi
- c0_entrylo
- c0_context
- More about these later in course



c0_status

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CU3	CU2	CU1	CU0		0	RE	()	BEV	TS	PE	СМ	ΡZ	SwC	IsC
									•						
15							8	7	6	5	4	3	2	1	0
	IM						(D	KUo	IEo	KUp	IEp	KUc	IEc	

Figure 3.2. Fields in status register (SR)

- For practical purposes, you can ignore most bits
 - Green background is the focus



c0_status

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CU3	CU2	CU1	CU0	(D	RE		0	BEV	TS	PE	СМ	ΡZ	SwC	IsC
	•									•					
15							8	7	6	5	4	3	2	1	0
	IM								0	KUo	IEo	KUp	IEp	KUc	IEc
	Figure 3.2. Fields in status register (SR)														
	• IM							• KU							
	• Ir	ndivid	ual int	terru	pt ma	sk bit	S	• (= ker	nel					
	• 6	exter	nal					• 1 = user mode							
	• 2	softw	vare					• IE							
								 0 = all interrupts masked 							
								 1 = interrupts enable 							
									• Mas	sk dete	ermine	ed via l	IM bit	s	
									, 0 =	curre	ent, p	orevi	ous,	old	



c0_cause



• IP

- Interrupts pending
 - 8 bits indicating current state of interrupt lines
- CE
 - Coprocessor error
 - Attempt to access disabled Copro.

• BD

 If set, the instruction that caused the exception was in a branch delay slot

• ExcCode

• The code number of the exception taken



Exception Codes

ExcCode Value	Mnemonic	Description		
0	Int	Interrupt		
1	Mod	"TLB modification"		
2	TLBL	"TLB load/TLB store"		
3	TLBS			
4	AdEL	Address error (on load/I-fetch or store respectively).		
5	AdES	Either an attempt to access outside kuseg when in user mode, or an attempt to read a word or half-word at a misaligned address.		

Table 3.2. ExcCode values: different kinds of exceptions



Exception Codes

ExcCode Value	Mnemonic	Description
6	IBE	Bus error (instruction fetch or data load, respectively).
7	DBE	External hardware has signalled an error of some kind; proper exception handling is system-dependent. The R30xx family CPUs can't take a bus error on a store; the write buffer would make such an exception "imprecise".
8	Syscall	Generated unconditionally by a syscall instruction.
9	Вр	Breakpoint - a break instruction.
10	RI	"reserved instruction"
11	CpU	"Co-Processor unusable"
12	Ov	"arithmetic overflow". Note that "unsigned" versions of instructions (e.g. <i>addu</i>) never cause this exception.
13-31	253	reserved. Some are already defined for MIPS CPUs such as the R6000 and R4xxx

Table 3.2. ExcCode values: different kinds of exceptions



c0_epc





Exception Vectors

Program address	"segment"	Physical Address	Description
0x8000 0000	kseg0	0x0000 000	0 TLB miss on kuseg reference only.
0x8000 008x0	kseg0	0x0000 008	 All other exceptions.
0xbfc0 0100	kseg1	0x1fc0 010	0 Uncached alternative kuseg TLB miss entry point (used if SR bit BEV set).
0xbfc0 0180	kseg1	0x1fc0 018	0 Uncached alternative for all other exceptions, used if SR bit BEV set).
0xbfc0 0000	kseg1	0x1fc0 000	0 The "reset exception".

Table 4.1. Reset and exception entry points (vectors) for R30xx family





Hardware exception handling





Hardware exception handling
















- For now, lets ignore
 - how the exception is actually handled
 - how user-level registers are preserved
- Let's simply look at how we return from the exception

















MIPS System Calls

- System calls are invoked via a *syscall* instruction.
 - The *syscall* instruction causes an exception and transfers control to the general exception handler
 - A convention (an agreement between the kernel and applications) is required as to how user-level software indicates
 - Which system call is required
 - Where its arguments are
 - Where the result should go



OS/161 Systems Calls

- OS/161 uses the following conventions
 - Arguments are passed and returned via the normal C function calling convention
 - Additionally
 - Reg v0 contains the system call number
 - On return, reg a3 contains
 - 0: if success, v0 contains successful result
 - not 0: if failure, v0 has the errno.
 - v0 stored in errno
 - -1 returned in v0







- Seriously low-level code follows
- This code is not for the faint hearted





User-Level System Call Walk Through – Calling read()

int read(int filehandle, void *buffer, size_t size)

- Three arguments, one return value
- Code fragment calling the read function

400124:	02602021	move a),s3
400128:	27a50010	addiu	a1, sp/16
40012c:	0c1001a3	jal 40	068c <read></read>
400130:	24060400	li a2	2,1024
400134:	00408021	move s(), v 0
400138:	1a000016	blez s(,400194
<docat+0x94></docat+0x94>	>		

• Args are loaded, return value is tested



Inside the read() syscall function part 1

 $\frac{1}{1000000}$

0040068c <read>:

- 40068c: 08100190 j 400640
- <___syscall>

400690: 24020005 li v0,5

- Appropriate registers are preserved
 - Arguments (a0-a3), return address (ra), etc.
- The syscall number (5) is loaded into v0
- Jump (not jump and link) to the common syscall routine



The read() syscall function
part 2

00400640 <	_syscall>:
400640:	000000c
400644:	10e00005
400648:	00000000
40064c:	3c011000
400650:	ac220000
400654:	2403ffff
400658:	2402ffff
40065c:	03e00008
400660:	00000000

i tunc	ction	
		Generate a syscall exception
2	sysc	all
5	beqz	a3,40065c <syscall+0x1c></syscall+0x1c>
)	nop	
)	lui	at,0x1000
)	SW	v0,0(at)
	li	v1,-1
-	li	v 0,-1
3	jr	ra
)	nop	



The rea	ad() syscall fun	ction	
part 2			Test success, if yes, branch to return
00400640 <	_syscall>:		from function
400640:	000000c	sysc	call
400644:	10e00005	beqz	a3,40065c <syscall+0x1c></syscall+0x1c>
400648:	0000000	nop	
40064c:	3c011000	lui	at,0x1000
400650:	ac220000	SW	v0,0(at)
400654:	2403ffff	li	v1 ,-1
400658:	2402ffff	li	v 0,-1
40065c:	03e00008	jr	ra
400660:	0000000	nop	



The read() syscall function part 2

00400640 <	_syscall>:	If failure, store code
400640:	000000c	syscall in errno
400644:	10e00005	beqz a3,40065
400648:	0000000	nop
40064c:	3c011000	lui at,0x100
400650:	ac220000	sw v0,0(at)
400654:	2403ffff	li v1,-1
400658:	2402ffff	li v0,-1
40065c:	03e00008	jr ra
400660:	0000000	nop



The read() syscall function part 2

00400640 <	syscall>:	Set read() result to
_		Set read() result to
400640:	0000000c	syscall -1
400644:	10e00005	beqz a3,40065
400648:	00000000	nop
40064c:	3c011000	lui at,0x100
400650:	ac220000	sw v0,0(<i>7</i>
400654:	2403ffff	li v1, 1
400658:	2402ffff	li v0,-1
40065c:	03e00008	jr ra
400660:	00000000	nop



The read() syscall function part 2

00400640 <	_syscall>:	Return to location
400640:	000000c	syscall after where read()
400644:	10e00005	beqz a3,40065 was called
400648:	00000000	nop
40064c:	3c011000	lui at,0x100
400650:	ac220000	sw v0,0(at
400654:	2403ffff	li v1,-1
400658:	2402ffff	li v0, 1
40065c:	03e00008	jr ra
400660:	00000000	nop



Summary

- From the caller's perspective, the read() system call behaves like a normal function call
 - It preserves the calling convention of the language
- However, the actual function implements its own convention by agreement with the kernel
 - Our OS/161 example assumes the kernel preserves appropriate registers(s0-s8, sp, gp, ra).
- Most languages have similar *libraries* that interface with the operating system.



System Calls - Kernel Side

- Things left to do
 - Change to kernel stack
 - Preserve registers by saving to memory (on the kernel stack)
 - Leave saved registers somewhere accessible to
 - Read arguments
 - Store return values
 - Do the "read()"
 - Restore registers
 - Switch back to user stack
 - Return to application



OS/161 Exception Handling

- Note: The following code is from the uniprocessor variant of OS161 (v1.x).
 - Simpler, but broadly similar to current version.



exception:





exception:

```
move k1, sp /* Save previous stack pointer in k1 */
mfc0 k0, c0_status /* Get status register */
andi k0, k0, CST_Kup /* Check the we-were-in-user-mode bit */
beq k0, $0, 1f /* If clear, from kernel, already have stack */
nop /* delay slot */
```

```
/* Coming from user mode - load kernel stack into sp */
la k0, curkstack /* get address of "curkstack" */
lw sp, 0(k0) /* get its value */
nop /* delay slot for the load */
```

1:

```
mfc0 k0, c0_cause /* Now, load the exception cause. */
j common_exception /* Skip to common code */
nop /* delay slot */
```



common exception:

/*

* At this point:

Interrupts are off. (The processor did this for us.)
k0 contains the exception cause value.
k1 contains the old stack pointer.
sp points into the kernel stack.
All other registers are untouched.

/*

* Allocate stack space for 37 words to hold the trap frame, * plus four more words for a minimal argument block. */ addi sp, sp, -164



/* The order here must match mips/include/trapframe.h. */

sw ra, 160(sp) /* dummy for gdb */
sw s8, 156(sp) /* save s8 */
sw sp, 152(sp) /* dummy for gdb */
sw gp, 148(sp) /* save gp */
sw k1, 144(sp) /* dummy for gdb */

sw k0, 140(sp) /* dummy for gdb */

sw k1, 152(sp) /* real saved sp */
nop /* delay slot for store */

mfc0 k1, c0_epc /* Copr.0 reg 13 == PC for sw k1, 160(sp) /* real saved PC */ These six stores are a "hack" to avoid confusing GDB You can ignore the details of why and how



/* The order here must match mips/include/trapframe.h. */



```
sw k1, 160(sp) /* real saved PC */
```



sw t9, 136(sp) sw t8, 132(sp) sw s7, 128(sp) sw s6, 124(sp) sw s5, 120(sp) sw s4, 116(sp) sw s3, 112(sp) sw s2, 108(sp) sw s1, 104(sp) sw s0, 100(sp) sw t7, 96(sp) sw t6, 92(sp) sw t5, 88(sp) sw t4, 84(sp) sw t3, 80(sp) sw t2, 76(sp) sw t1, 72(sp) sw t0, 68(sp) sw a3, 64(sp) sw a2, 60(sp) sw a1, 56(sp) sw a0, 52(sp) sw v1, 48(sp) sw v0, 44(sp) sw AT, 40(sp)sw ra, 36(sp)

Save all the registers on the kernel stack



```
/*
 * Save special registers.
 */
                                              We can now use the
mfhi t0
                                              other registers (t0, t1)
mflo t1
                                                  that we have
sw t0, 32(sp)
                                             preserved on the stack
sw t1, 28(sp)
/*
 * Save remaining exception context information.
 */
     k0, 24(sp)
                              /* k0 was loaded with cause earlier */
SW
mfc0 t1, c0_status
                              /* Copr.0 reg 11 == status */
sw t1, 20(sp)
mfc0 t2, c0 vaddr
                              /* Copr.0 reg 8 == faulting vaddr */
sw t2, 16(sp)
/*
 * Pretend to save $0 for gdb's benefit.
 */
sw $0, 12(sp)
```



```
/*
* Prepare to call mips_trap(struct trapframe *)
*/
```

addiu a0, sp, 16 /* set argument */
jal mips_trap /* call it */
nop /* delay slot */

Create a pointer to the base of the saved registers and state in the first argument register





status vaddr



Now we arrive in the 'C' kernel

```
/*
 * General trap (exception) handling function for mips.
 * This is called by the assembly-language exception handler once
 * the trapframe has been set up.
 */
void
mips trap(struct trapframe *tf)
{
 u int32 t code, isutlb, iskern;
 int savespl;
 /* The trap frame is supposed to be 37 registers long. */
 assert(sizeof(struct trapframe) == (37*4));
 /* Save the value of curspl, which belongs to the old context. */
 savespl = curspl;
 /* Right now, interrupts should be off. */
 curspl = SPL HIGH;
```



What happens next?

- The kernel deals with whatever caused the exception
 - Syscall
 - Interrupt
 - Page fault
 - It potentially modifies the *trapframe*, etc
 - E.g., Store return code in v0, zero in a3
- 'mips_trap' eventually returns



exception return:

```
/*
       16(sp)
                          no need to restore tf vaddr */
lw t0, 20(sp)
                       /* load status register value into t0 */
                        /* load delay slot */
nop
                              /* store it back to coprocessor 0 */
mtc0 t0, c0 status
/*
       24(sp)
                         no need to restore tf cause */
/* restore special registers */
lw t1, 28(sp)
lw t0, 32(sp)
mtlo t1
mthi t0
/* load the general registers */
lw ra, 36(sp)
lw AT, 40(sp)
lw v0, 44(sp)
lw v1, 48(sp)
1w = a0, 52(sp)
lw a1, 56(sp)
1w a2, 60(sp)
lw a3, 64(sp)
```



<pre>lw t0, 68(sp) lw t1, 72(sp) lw t2, 76(sp) lw t3, 80(sp) lw t4, 84(sp) lw t5, 88(sp)</pre>	
1w t6, 92(sp)	
lw t7, 96(sp)	
lw s0, 100(sp)	
lw s1, 104(sp)	
lw s2, 108(sp)	
lw s3, 112(sp)	
1w s4, 116(sp)	
lw s5, 120(sp)	
lw s6, 124(sp)	
lw s7, 128(sp)	
lw t8, 132(sp)	
lw t9, 136(sp)	
/* 140(sp)	"saved" k0 was dummy garbage anyway */
/* 144 (sp)	"saved" k1 was dummy garbage anyway */





