Page Tables Revisited THE UNIVERSITY OF THE UNI


Learning Outcomes


- An understanding of virtual linear array page tables, and their use on the MIPS R3000.
- Exposure to alternative page table structures beyond two-level and inverted page tables.



2

1





3

R3000 TLB Refill Can be optimised for TLB refill An example routine mfc0 k1,C0_CONTEXT - Does not need to check the mfc0 k0,C0_EP; # mfc0 delay exception type # slot Does not need to save any registers

It uses a specialised assembly routine that only uses k0 and k1. may double = orig EPC) lw k1,0(k1) # # fault (k nop mtc0 k1,C0_E Does not check if PTE exists Assumes virtual linear array – see extended OS notes tlbwr jr k0 With careful data structure How does this choice, exception handler can be made very fast work? THE UNIVERSITY OF NEW SOUTH WALES

CO Context Register

31 21 20 2 1 0

PTEBase Bad VPN 0

• cO_Context = PTEBase + 4 * PageNumber

- PTEs are 4 bytes


- PTEBase is the base local of the page table array (note: aligned on 4 MB boundary)


- PTEBase is (re)initialised by the OS whenever the page table array is changed


• E.g on a context switch


- After an exception, c0_Context contains the address of the PTE required to refill the TLB.

6










9



Software-loaded TLB

• Pros


- Can simplify hardware design

- provide greater flexibility in page table structure

• Cons

- typically have slower refill times than hardware managed TLBs.

11 12




Trends at the time

- Operating systems
 - moving functionality into user processes
 - making greater use of virtual memory for mapping data structures held within the kernel.
- · RAM is increasing
 - TLB capacity is relatively static
- - Trends place greater stress upon the TLB by increasing miss rates and hence, decreasing overall system performance.
 - True/False? How to evaluate?



14



THE UNIVERSITY OF NEW SOUTH WALES 16

15 16

TLB Miss Typ	• Ultrix	OSF/1	Mach 3.0
L1U	16	20	20
L1K	333	355	294
L2	494	511	407
L3		354	286
Modify	375	436	499
Invalid	336	277	267
			s Types
service different typ was used to collect We separate TLB m that Ultrix does not	e number of machine les of TLB misses. I a 128K-entry histogra hiss types into the sib have L3 misses bec	o determine the im of timings for categories desc	/cycle) required to se costs, Monste each type of miss ribed below. Note
service different typ was used to collect: We separate TLB m hat Ultrix does not able.	es of TLB misses. T a 128K-entry histogra hiss types into the ab	o determine the im of timings for categories desc ause it impleme	/cycle) required to se costs, Monste each type of miss ribed below. Note
service different typ was used to collect We separate TLB m	es of TLB misses. T a 128K-entry histogra hiss types into the sib have L3 misses bed	to determine the or of timings for categories desc ause it implement user PTE.	/cycle) required to se costs, Monste each type of miss ribed below. Note
service different typ was used to collect: We separate TLB in hat Ultrix does not able. .1U .1K	es of TLB misses, 1 a 128K-entry histogra hiss types into the sib have L3 misses bed TLB miss on a level	to determine the or of timings for categories descause it implement user PTE. I kernel PTE. PTE. This can	/cycle) required to se costs, Monste each type of miss ribed below. Not nts a 2-level page

Note the TLB miss costs


• What is expected to be the common case?


18 THE UNIVERSITY OF NEW SOUTH WALES


18

An access to an page marked as invalid (page fault).

TLB miss on a level 3 PTE. Can occur after either a level 2 miss or a level 1 kernel miss.








	M	eas	urer	nen	t Re	sult	S	
System	Total Run Time (sec)	L1U	L1K	L2	L3	Invalid	Modify	Total
Ultrix	583	9,021,420	135,847	3,828		16,191	115	9,177,401
OSF/1	892	9,817,502	1,509,973	34,972	207,163	79,299	42,490	11,691,398
Mach3	975	21,466,165	1,682,722	352,713	556,264	165,849	125,409	24,349,121
Mach3+AFSIn	1,371	30,123,212	2,493,283	330,803	690,441	168,429	127,245	33,933,413
Mach3+AFSOut	1,517	31,611,047	2,712,979	1,042,527	987,648	168,128	127,505	36,649,834
System	Total TLB Service Time (sec)	L1U	L1K	L2	L3	Invalid	Modify	% of Total Run Time
Jitrix	11.82	8.66	2.71	0.11		0.33	0.00	2.03%
OSF/1	51.85	11.78	32.16	1.07	4.40	1.32	1.11	5.81%
Mach3	80.01	25.76	29.68	8.61	9.55	2.66	3.75	8.21%
Mach3+AFSIn	106.56	36.15	43.98	8.08	11.85	2.70	3.81	7.77%
Mach3+AFSOut	134.71	37.93	47.86	25.46	16.95	2.69	3.82	8.88%
		Table	6: Time Spe	nt Handling	TLB Misses	•	•	


21 22

		Previous			
Type of PTE Miss	Counts	Total Cost from Table 6 (sec)	New Total Cost (sec)	Time Saved (sec)	
Mach3+AFSin					
L1U	30,123,212	36.15	36.15	0.00	
L2	330,803	8.08	0.79	7.29	
L1K	2,493,283	43.98	2.99	40.99	
L3	690,441	11.85	11.85	0.00	
Modify	127,245	3.81	3.81	0.00	
			4.74		
invalid	168,429	2.70	2.70	0.00	

Other performance improvements? • In Paper - Pinned slots - Increased TLB size - TLB associativity · Other options - Bigger page sizes - Multiple page sizes 24 THE UNIVERSITY OF NEW SOUTH WALES

23 24





TEV 30011 WILLS

