COMP1521 24T2 - MIPS Basics

https://www.cse.unsw.edu.au/~cs1521/24T2/

Why Study Assembler?

Useful to know assembly language because ...

w.cse.unsw.edu.au/~cs1521/24T2/

- sometimes you are *required* to use it:
 - e.g., low-level system operations, device drivers
- · improves your understanding of how compiled programs execute

COMP1521 24T2 - MIPS Basics

COMP1521 24T2 — MIPS Basics

- \cdot very helpful when debugging
- understand performance issues better
- · performance tweaking ... squeezing out last pico-second
 - re-write that performance-critical code in assembler!
- create games in pure assembler
 - e.g., RollerCoaster Tycoon

CPU Components

- A typical modern CPU has:
 - a set of *data* registers

https://www.cse.unsw.edu.au/~cs1521/24T2/

- a set of *control* registers (including PC)
- a control unit (CU)
- an arithmetic-logic unit (ALU)
- a floating-point unit (FPU)
- caches
 - $\cdot\,$ caches normally range from L1 to L3
 - L1 is the fastest and smallest
 - sometimes separate data and instruction caches
 eg. L1d and L1i caches
- access to memory (RAM)
 - Address generation unit (AGU)
 - Memory management unit (MMU)
- a set of simple (or not so simple) instructions
 - transfer data between memory and registers
 - compute values using ALU/FPU
 - make tests and transfer control of execution





Figure 1: A Simple CPU

3 / 38

1/38

What A CPU Looks Like




CPU Architecture Families Used in Game Consoles

Year	Console	Architecture	Chip	MHz
1995	PS1	MIPS	R3000A	34
1996	N64	MIPS	R4200	93
2000	PS2	MIPS	Emotion Engine	300
2001	xbox	x86	Celeron	733
2001	GameCube	Power	PPC750	486
2006	xbox360	Power	Xenon (3 cores)	3200
2006	PS3	Power	Cell BE (9 cores)	3200
2006	Wii	Power	PPC Broadway	730
2013	PS4	x86	AMD Jaguar (8 cores)	1800
2013	xbone	x86	AMD Jaguar (8 cores)	2000
2017	Switch	ARM	NVidia TX1	1000
2020	PS5	x86	AMD Zen 2 (8 cores)	3500
2020	xboxs	x86	AMD Zen 2 (8 cores)	3700
2022	steam deck	x86	AMD Zen 2 (4 cores)	3500

MIPS Family

w.edu.au/~cs1521/24T2/



COMP1521 24T2 - MIPS Basics

Figure 3: MIPS Family

4/38

5/38

• typical CPU program execution pseudo-code:

```
uint32_t program_counter = START_ADDRESS;
while (1) {
    uint32_t instruction = memory[program_counter];
    // move to next instruction
    program_counter++;
    // branches and jumps instruction may change program_counter
    execute(instruction, &program_counter);
}
```

Fetch-Execute Cycle

Executing an instruction involves:

ttps://www.cse.unsw.edu.au/~cs1521/24T2/

- determine what the *operator* is
- determine if/which *register(s)* are involved
- $\cdot\,$ determine if/which memory location is involved
- $\cdot \,$ carry out the operation with the relevant operands
- store result, if any, in the appropriate register / memory location

Example instruction encodings

(not from a real machine):

COMP1521 24T2 - MIPS Basics

COMP1521 24T2 - MIPS Basics

► 8 bits + ► 8 bits + ► 8 bits	
	s—I

LOAD	\$s7	0x1004
H 8 bits − 1	H 8 bits − 1	16 bits

Figure 4: Fake Instructions

MIPS Architecture

MIPS is a well-known and simple architecture

edu.au/~cs1521/24T2/

- $\cdot\,$ historically used everywhere from supercomputers to game consoles
- still popular in some embedded fields: e.g., modems/routers, TVs
- but being out-competed by ARM and, more recently, RISC-V

COMP1521 uses the MIPS32 version of the MIPS family.

COMP1521 uses simulators, not real MIPS hardware:

- mipsy ... command-line-based emulator written by Zac
 source code: https://github.com/insou22/mipsy
- mipsy-web ... web (WASM) GUI-based version of mipsy written by Shrey
 https://cgi.cse.unsw.edu.au/~cs1521/mipsy/

7/38


MIPS has several classes of instructions:

- · load and store ... transfer data between registers and memory
- computational ... perform arithmetic/logical operations
- jump and branch ... transfer control of program execution
- · coprocessor ... standard interface to various co-processors
 - coprocessors implement floating-point operations
 - $\cdot\,$ won't be covered in COMP1521
- special ... miscellaneous tasks (e.g. syscall)

MIPS Instructions

- · Instructions are simply bit patterns. MIPS instructions are 32-bits long, and specify ...
 - an operation (e.g. load, store, add, branch, ...)
 - \cdot zero or more **operands** (e.g. registers, memory addresses, constants, ...)
- Some possible instruction formats

https://www.cse.unsw.edu.au/~cs1521/24T2/



COMP1521 24T2 - MIPS Basics

Assembly Language - why?

Instructions are simply bit patterns — on MIPS, 32 bits long.

• Could write **machine code** programs just by specifying bit-patterns e.g as a sequence of hex digits:

0x2002000b 0x20040048 0x000000c 0x20040069 0x000000c 0x2004000a 0x0000000c 0x200200

- unreadable!
- difficult to maintain!
- · adding/removing instructions changes bit pattern for other instructions
 - branch and jump instructions use relative offsets
- · changing variable layout in memory changes bit pattern for instructions
 - · load and store instructions require encoded addresses

Assembly Langua	age - symbolic way	/ of specifying machine code			
• refer to regist	ons using names rath ers using either numb (labels) associated wit	ers or names			
li <mark>\$v0,</mark> 11					
li <mark>\$a0</mark> , 'H' syscall					
li \$a0, 'i' syscall					
li \$a0, '∖n' syscall					
li \$v0, 0 j r \$ra					
https://www.cse.unsw.ed		COMP1521 24T2 — MIPS Basics	13 / 38		
lw sw	<pre>\$t1, address \$t3, address</pre>	# reg[t1] = memory[address] # memory[address] = reg[t3] # address must be 4-byte aligned			
la lui and		# reg[t1] = address # reg[t2] = const << 16 # reg[t0] = reg[t1] & reg[t2]			
anu	ψισ, ψιπ, ψιΖ	$\frac{1}{2} = \frac{1}{2} = \frac{1}$			

\$t0, \$t1, \$t2 # reg[t0] = reg[t1] + reg[t2]

PC = label

do nothing

\$t1, \$t2, label # PC = label if reg[t1]==reg[t2]

COMP1521 24T2 - MIPS Basics

add signed 2's complement ints

add immediate, no sub immediate

store 64-bit result across Hi,Lo
reg[t7] = (reg[t1] < reg[t2])</pre>

14 / 38

15 / 38

(Hi,Lo) = reg[t3] * reg[t4]

reg[t2] = reg[t3] + 5

MIPS Architecture: Registers

add

addi

mult

slt

beq

nop

j

MIPS CPU has

- 32 general purpose registers (32-bit)
- 32/16 floating-point registers (for float/double)

\$t2, \$t3, 5

\$t7, \$t1, \$t2

\$t3, \$t4

label

- pairs of floating-point registers used for double-precision (not used in COMP1521)
- PC ... 32-bit register (always aligned on 4-byte boundary)
 - modified by *branch* and *jump* instructions
- Hi, Lo ... store results of mult and div
 - accessed by mthi and mflo instructions only

Registers can be referred to as numbers (**\$0...\$31**), or by symbolic names (**\$zero...\$ra**) Some registers have special uses:

- register \$0 (\$zero) always has value 0, can not be changed
- register **\$31** (**\$ra**) is changed by **jal** and **jalr** instructions
- registers **\$1** (**\$at**) reserved for **mipsy** to use in pseudo-instructions
- registers \$26 (\$k0), \$27 (\$k1) reserved for operating-system to use in interrupts (exception handling and system calls)

MIPS Architecture: Integer Registers - the important ones for COMP1521

Number	Names	Conventional Usage	
0	zero	Constant 0	
1	at	Reserved for assembler	
2,3	v0,v1	Expression evaluation and results of a function	
47	a0a3	Arguments 1-4	
815	t0t7	Temporary (not preserved across function calls)	
1623	s0s7	Saved temporary (preserved across function calls)	
24,25	t8,t9	Temporary (not preserved across function calls)	
26,27	k0,k1	Reserved for Kernel use	
28	gp	Global Pointer	
29	sp	Stack Pointer	
30	fp	Frame Pointer	
31	ra	Return Address (used by function call instructions)	

COMP1521 24T2 - MIPS Basics

COMP1521 24T2 - MIPS Basics

16 / 38

17/38

18 / 38

MIPS Architecture: Integer Registers ... Usage Convention

- Except for registers zero and ra (0 and 31),
 - these uses are *only* programmer's conventions
 - $\cdot\,$ no difference between registers 1 .. 30 in the silicon
 - \cdot <code>mipsy</code> follows these conventions so <code>at</code>, <code>k0</code>, <code>k1</code> can change unexpectedly
- Conventions allow compiled code from different sources to be combined (linked).
 - Conventions are formalized in an Application Binary Interface (ABI)
- · Some of these conventions are irrelevant when writing tiny assembly programs
 - $\cdot \,$ follow them anyway

ttps://www.cse.unsw.edu.au/~cs1521/24T2/

- it's good practice
- for general use, keep to registers t0 .. t9, s0 .. s7
- $\cdot\,$ use other registers only for conventional purposes
 - e.g. only, and always, use a0 .. a3 for arguments
- never use registers at, k0, k1

https://www.cse.unsw.edu.au/~cs1521/24T2/

Data and Addresses

All operations refer to data, either

- in a register
- in memory
- \cdot a constant that is embedded in the instruction itself

Computation operations refer to registers or constants.

Only load/store instructions refer to memory.

The syntax for constant value is C-like:

1 3 -1 -2 12345 0x1 0xFFFFFFF 0b10101010 0o123 "a string" 'a' 'b' '1' '\n' '\0' Registers are denoted:

R_d	destination register	where result goes
R_s	source register #1	where data comes from
R_t	source register #2	where data comes from

For example:

add
$$R_d, R_s, R_t \implies R_d := R_s + R_t$$

COMP1521 24T2 - MIPS Basics

https://www.cse.unsw.edu.au/-cs1521/24T2/
Integer Arithmetic Instructions

assembly	meaning	bit pattern
add r_d , r_s , r_t	$r_d = r_s + r_t$	000000sssstttttddddd00000100000
${\rm sub} r_d \text{,} r_s \text{,} r_t$	r_d = r_s - r_t	000000ssssstttttddddd00000100010
$\texttt{mul} \ r_d, r_s, r_t$	r_d = $r_s * r_t$	011100ssssstttttddddd0000000010
$\texttt{rem} r_d, r_s, r_t$	r_d = r_s % r_t	pseudo-instruction
$\operatorname{div} r_d, r_s, r_t$	r_d = r_s / r_t	pseudo-instruction
$\texttt{addi} \ r_t, r_s, \texttt{I}$	r_t = r_s + I	001000sssstttttIIIIIIIIIIIIIIIIII

• integer arithmetic is 2's-complement (covered later in COMP1521)

• also: addu, subu, mulu, addiu - equivalent instructions which do not stop execution on overflow.

- no subi instruction use addi with negative constant
- mipsy will translate add and of sub a constant to addi
 - e.g. mipsy translates add \$t7, \$t4, 42 to addi \$t7, \$t4, 42
 - for readability use addi, e.g. addi \$t7, \$t4, 42
- \cdot mipsy allows r_s to be omitted and will use r_d
 - \cdot e.g. <code>mipsy</code> translates <code>add \$t7, \$t1</code> to <code>add \$t7, \$t7, \$t1</code>
 - for readability use the full instruction, e.g. add \$t7, \$t7, \$t1
 https://www.cse.unsw.edu.au/-cst521/2472/
 COMP1521 2472 MIPS Basics

Integer Arithmetic Instructions - Example

addi <mark>\$t0</mark> ,	\$zero, 6	# \$t0 = 6
addi <mark>\$</mark> t5,	\$t0, 2	# \$t5 = 8
mul \$t4,	\$t0, \$t5	# \$t4 = 48
add \$t4,	\$t4, \$t5	# \$t4 = 56
addi <mark>\$t</mark> 6,	\$t4, -14	# \$t6 = 42

20/38

Extra Integer Arithmetic Instructions (little used in COMP1521)

assembly	meaning	bit pattern
	5	
$\operatorname{div} r_s {,} r_t$	hi = $r_s \% r_t$;	000000sssssttttt0000000000011010
	lo = r_s / r_t	
$\texttt{mult} \ r_s, r_t$	$\texttt{hi} = (r_s * r_t) * 32$	000000sssssttttt0000000000011000
	$\texttt{lo} \texttt{=} (r_s \texttt{*} r_t) \texttt{\& Oxfffffff}$	
${\tt mflo} \; r_d$	r_d = lo	000000000000000ddddd00000001010
$\texttt{mfhi} \; r_d$	r_d = hi	000000000000000ddddd00000001001

- mult mutliplies and provides a 64-bit result
 - mul instruction provides only 32-bit result (can overflow)
- mipsy translates rem r_d , r_s , r_t to div r_s , r_t plus mfhi r_d
- \cdot mipsy translates ${\rm div}~r_d$, r_s , r_t to ${\rm div}~r_s$, r_t plus mflo r_d
- divu and multu are unsigned equivalents of div and mult

Bit Manipulation Instructions (for future reference)

www.cse.unsw.edu.au/~cs1521/24T2/

• instructions explained later when we cover bitwise operators

assembly	meaning	bit pattern
and r_{d} , r_{s} , r_{t}	r_d = r_s & r_t	000000ssssstttttddddd00000100100
or r_d, r_s, r_t	r_d = $r_s \mid r_t$	000000ssssstttttddddd00000100101
$\mathop{\rm xor} r_d, r_s, r_t$	r_d = r_s ^ r_t	000000ssssstttttddddd00000100110
$\operatorname{nor} r_d, r_s, r_t$	$r_d = \operatorname{{\sim}} \left(r_s \mid r_t \right)$	000000ssssstttttddddd00000100111
$\texttt{andi} \ r_t \text{, } r_s \text{, } \texttt{I}$	r_t = r_s & I	001100sssssttttIIIIIIIIIIIIIIIII
$\texttt{ori} \ r_t, r_s, \mathtt{I}$	r_t = r_s L I	001101sssssttttIIIIIIIIIIIIIIIIII
$\texttt{xori} \ r_t, r_s, \texttt{I}$	r_t = r_s ^ I	001110ssssstttttIIIIIIIIIIIIIIIII
${\rm not} r_d \text{,} r_s$	r_d = ~ r_s	pseudo-instruction

COMP1521 24T2 — MIPS Basics

COMP1521 24T2 — MIPS Basics

- mipsy translates **not** r_d , r_s to **nor** r_d , r_s , \$0

Shift Instructions (for future reference)

· instructions explained later when we cover bitwise operators

assembly	meaning	bit pattern
sllv r_d , r_t , r_s	r_d = $r_t \ll r_s$	000000sssstttttddddd0000000100
$\operatorname{srlv} r_d, r_t, r_s$	r_d = $r_t \gg r_s$	000000ssssstttttddddd0000000110
$\operatorname{srav} r_d, r_t, r_s$	r_d = $r_t \gg r_s$	000000ssssstttttddddd0000000111
$sll \ r_d \text{, } r_t \text{, } I$	r_d = $r_t \ll \mathbf{I}$	0000000000tttttdddddIIIII000000
$\operatorname{srl} r_d, r_t, \operatorname{I}$	r_d = r_t » I	00000000000tttttdddddIIIII000010
$\operatorname{sra} r_{d'} r_{t'} \operatorname{I}$	$r_d \text{ = } r_t \gg \texttt{I}$	00000000000tttttdddddIIIII000011

- **srl** and **srlv** shift zeros into most-significant bit
- $\cdot\,$ this matches shift in C of **unsigned** value
- + \mathbf{sra} and \mathbf{srav} propagate most-significant bit
 - $\cdot \,$ this ensure shifting a negative number divides by 2
- $\cdot\,$ slav and sla don't exist as arithmetic and logical left shifts are the same
- mipsy provides ${\bf rol}$ and ${\bf ror}$ pseudo-instructions which rotate bits
 - $\cdot\,$ real instructions on some MIPS versions
 - no simple C equivalent

22/38

Miscellaneous Instructions

assembly	meaning	bit pattern
li R_d , value	R_d = value	psuedo-instruction
la R_d , label	R_d = label	psuedo-instruction
$\operatorname{move} R_d \text{,} R_s$	R_d = R_s	psuedo-instruction
$\operatorname{slt} R_d \text{, } R_s \text{, } R_t$	R_d = R_s < R_t	000000ssssstttttddddd00000101010
$\texttt{slti}R_t,R_s,\texttt{I}$	R_t = R_s < ${\tt I}$	001010sssssttttIIIIIIIIIIIIIIIII
$\texttt{lui} \ R_t, \texttt{I}$	R_t = I * 65536	00111100000ttttIIIIIIIIIIIIIIII
syscall	system call	000000000000000000000000000000000000000

- MIPSY allows li and la to be used interchangably
 - for readability use **li** for constants, e.g 0, 0xFF, '#'
 - for readability use **la** for labels, e.g main
- probably not needed in COMP1521, but also similar instruction/psuedo-instructions to **slt/slti**:
 - sle/slei, sge/sgei, sgt/sgti, seq/seqi, sne/snei
 - and unsigned versions <code>sleu/sleui</code>, <code>sgeu/sgeui</code>, <code>sgtu/sgtui</code>, <code>sequ/sequi</code>, <code>sneu/sneu</code>
- **mipsy** may translate pseudo-instructions to **lui** COMP1521 24T2 - MIPS Basics

Example Use of Miscellaneous Instructions

.edu.au/~cs1521/

li	\$t4, 42	# \$t4 = 42
li	\$t0, 0x2a	# \$t0 = 42 (hexadecimail @aA is 42 decimal)
li	\$t3, '*'	# \$t3 = 42 (ASCII for * is 42)
la	<mark>\$t5</mark> , start	<pre># \$t5 = address corresponding to label start</pre>
move	\$t6, \$t5	# \$t6 = \$t5
slt	\$t1, \$t3, \$t3	# \$t1 = 0 (\$t3 and \$t3 contain 42)
slti	\$t7, \$t3, 56	# \$t7 = 1 (\$t3 contains 42)
lui	\$t8, 1	# \$t8 = 65536
addi	\$t8, \$t8, 34464	# \$t8 = 100000

COMP1521 24T2 - MIPS Basics

Example Translation of Pseudo-instructions

Pseudo-Instructions	Real Instructions	
move \$a1, \$v0	addi \$a1, \$0, \$v0	
li \$t5, 42	ori \$t5, \$0, 42	
li <mark>\$s1,</mark> 0xdeadbeef	lui \$at, 0xdead ori \$s1, \$at, 0xbeef	
la \$t3, label	<pre>lui \$at, label[3116] ori \$t3, \$at, label[150]</pre>	

25/38

MIPS is a machine architecture, including instruction set

mipsy is an emulator for the MIPS instruction set

- reads text files containing instruction + directives
- converts to machine code and loads into "memory"
- provides some debugging capabilities
 - single-step, breakpoints, view registers/memory, ...
- provides mechanism to interact with operating system (syscall)

Also provides extra instructions, mapped to MIPS core set:

- provide convenient/mnemonic ways to do common operations
 - e.g. move \$s0, \$v0 rather than addu \$s0, \$v0, \$0

Using Mipsy

How to to execute MIPS code without a MIPS

https://www.cse.unsw.edu.au/~cs1521/24T2/

- 1521 mipsy
 - command line tool on CSE systems
 - load programs using command line arguments
 - interact using stdin/stdout via terminal
- $\cdot \text{ mipsy_web}$
 - https://cgi.cse.unsw.edu.au/~cs1521/mipsy/
 - $\cdot\,$ runs in web browser, load programs with a button
 - \cdot visual environment for debugging
- spim, xspim, qtspim
 - older widely used MIPS simulator
 - beware: missing some pseudo-instructions used in 1521 for function calls

Using mipsy Interactively

\$ 1521 mipsy
[mipsy] load my_program.s
success: file loaded
[mipsy] step 6
start:
_ 0x80000000 kernel [0x3c1a0040] lui \$k0, 64
0x80000004 kernel [0x375a0000] ori \$k0, \$k0, 0
0x80000008 kernel [0x0340f809] jalr \$ra, \$k0
······································
main:
0x00400000 2 [0x20020001] addi \$v0, \$zero, 1 # li \$v0, 1
0x00400004 3 [0x2004002a] addi \$a0, \$zero, 42 # li \$a0, 42
0x00400008 4 [0x0000000c] syscall # syscall
woodeboood system # System
[CVCCALL 1] print int. ()
[SYSCALL 1] print_int: 42

COMP1521 24T2 - MIPS Basi

COMP1521 24T2 - MIPS Basics

COMP1521 24T2 - MIPS Basics

28 / 38

29/38

Important System Calls

Our programs can't really do anything ... we usually rely on the operating system to do things for us. **syscall** lets us make *system calls* for these services.

mipsy provides a set of system calls for I/O and memory allocation. \$v0 specifies which system call —

Service \$v0		Arguments	Returns
<pre>printf("%d")</pre>	1	int in \$a0	
fputs	4	string in \$a0	
scanf("%d")	5	none	int in \$v0
fgets	8	line in \$a0 , length in \$a1	
exit(0)	10	none	
printf("%c")	11	char in \$a0	
<pre>scanf("%c")</pre>	12	none	char in \$v0

COMP1521 24T2 - MIPS Basics

• We won't use system calls 8, 12 much in COMP1521 - most input will be integers

Other System Calls ... Little Used in COMP1521

https://www.cse.unsw.edu.au/~cs1521/24T2/

- for completeness some other system calls provided by mipsy
- probably not needed for COMP1521, except could appear in challenge exercise or provided code

Service	\$v0	Arguments	Returns
printf("%f")	2	float in \$f12	
printf("%lf")	3	double in \$f12	
scanf("%f")	6	none	float in \$f0
scanf("%lf")	7	none	double in \$f0
sbrk(nbytes)	9	nbytes in \$a0	address in \$v0
open(filename, flags, mode)	13	filename in \$a0 , flags in \$a1, mode \$a2	fd in \$v0
read(fd, buffer, length)	14	fd in \$a0 , buffer in \$a1, length in \$a2	number of bytes read in
			\$v0
write(fd, buffer, length)	15	fd in \$a0 , buffer in \$a1, length in \$a2	number of written in \$v0
close(fd)	16	fd in \$a0	
exit(status)	17	status in \$a0	

COMP1521 24T2 - MIPS Basics

Encoding MIPS Instructions as 32 bit Numbers

cse unswiedu au/~cs1521/24T2/

Assembler	Encoding			
add \$a3, \$t0, \$zero				
add \$d, \$s, \$t	000000 sssss ttttt ddddd 00000 100000			
add \$7, \$8, \$0	000000 01000 00000 00111 00000 100000			
	0x01003820 (decimal 16791584)			
sub \$a1, \$at, \$v1				
sub \$d, \$s, \$t	000000 sssss ttttt ddddd 00000 100010			
sub \$5, \$1, \$3	000000 00001 00011 00101 00000 100010			
	0x00232822 (decimal 2304034)			
addi \$v0, \$v0, 1				
addi \$d, \$s, C	001000 sssss ddddd CCCCCCCCCCCCCC			
addi \$2, \$2, 1	$001000 \ 00010 \ 00010 \ 00000000000000$			
	0x20420001 (decimal 541196289)			

all instructions are variants of a small number of bit patterns with register numbers always in same place

31/38

MIPS Assembly Language

MIPS assembly language programs contain

- assembly language instructions
- labels ... appended with :
- comments ... introduced by #
- directives ... symbol beginning with .
- constant definitions, equivalent of #define in C, e.g:

 $MAX_NUMBERS = 1000$

Programmers need to specify

- data objects that live in the data region
- instruction sequences that live in the code/text region

Each instruction or directive appears on its own line.

Our First MIPS program

https://www.cse.unsw.edu.au/~cs1521/24T2/

C	MIPS
<pre>int main(void) { printf("%s", "I love MIPS\n"); return 0; }</pre>	<pre># print a string in MIPS assembly # Written by: Andrew Taylor <andrewt@unsw.ed #="" a="" as="" comp1521="" example="" lecture="" main:<="" pre="" written=""></andrewt@unsw.ed></pre>
	<pre>la \$a0, string # pass address of li \$v0, 4 # 4 is printf "%s" syscall # return 0 li \$v0, 0 jr \$ra .data string: .asciiz "I love MIPS\n"</pre>
source code for i_love_mips.s	li \$v0, 0 jr \$ra .data string:

COMP1521 24T2 - MIPS Basics

COMP1521 24T2 — MIPS Basics

https://www.cse.unsw.edu.au/-cs1521/24T2/ MIPS Programming

Writing correct assembler directly is hard.

Recommended strategy:

- write,test & debug a solution in C
- map down to "simplified" C
- test "simplified" C and ensure correct
- translate simplified C statements to MIPS instructions

Simplified C

- does not have complex expressions
- · does have one-operator expressions

34/38

```
int main(void) {
   int x = 17;
   int y = 25;
   printf("%d\n", x + y);
   return 0;
}
```

https://www.cse.unsw.edu.au/~cs1521/24T2/

С

source code for add.c

Simplified C

```
int main(void) {
   int x, y, z;
   x = 17;
   y = 25;
   z = x + y;
   printf("%d", z);
   printf("%c", '\n');
   return 0;
```

37 / 38

} source code for add.simple.c

Simplified MIPS C main: int x, y, z; # x in \$t0 x = 17; # y in \$t1 y = 25; # z in \$t2 z = x + y; li \$t0, 17 # x = 17; printf("%d", z); li \$t1, 25 # y = 25; printf("%c", '\n'); add \$t2, \$t1, \$t0 # z = x + y move \$a0, \$t2 # printf("%d", z); li \$v0, 1 syscall li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra sure code for adds	Adding Two Numbers — Simple C to MIPS				
<pre>int x, y, z; x = 17; y = 25; z = x + y; printf("%d", z); printf("%c", '\n'); i \$t0, 17 # x = 17; li \$t1, 25 # y = 25; add \$t2, \$t1, \$t0 # z = x + y move \$a0, \$t2 # printf("%d", z); li \$v0, 1 syscall li \$v0, 1 syscall li \$v0, 0 # return 0 jr \$ra</pre>	Simplified	MIPS			
<pre>x = 17; y = 25; z = x + y; printf("%d", z); printf("%c", '\n'); dd \$t2, \$t1, \$t0 # z = x + y move \$a0, \$t2 # printf("%d", z); li \$v0, 1 syscall li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra</pre>	С	main:			
<pre>y = 25; z = x + y; printf("%d", z); printf("%c", '\n'); dd \$t2, \$t1, \$t0 # z = x + y move \$a0, \$t2 # printf("%d", z); li \$v0, 1 syscall li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra</pre>	<pre>int x, y, z;</pre>	# x in \$t0			
<pre>z = x + y; printf("%d", z); printf("%c", '\n'); dd \$t2, \$t1, \$t0 # z = x + y move \$a0, \$t2 # printf("%d", z); li \$v0, 1 syscall li \$a0, '\n' # printf("%c", '\n'); li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra</pre>	x = 17;	# y in \$t1			
<pre>printf("%d", z); printf("%c", '\n'); dd \$t2, \$t1, \$t0 # z = x + y move \$a0, \$t2 # printf("%d", z); li \$v0, 1 syscall li \$a0, '\n' # printf("%c", '\n'); li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra</pre>	y = 25;	# z in \$t2			
<pre>printf("%c", '\n'); add \$t2, \$t1, \$t0 # z = x + y move \$a0, \$t2 # printf("%d", z); li \$v0, 1 syscall li \$a0, '\n' # printf("%c", '\n'); li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra</pre>	z = x + y;	li \$t0, 17			
<pre>move \$a0, \$t2 # printf("%d", z); li \$v0, 1 syscall li \$a0, '\n' # printf("%c", '\n'); li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra</pre>	<pre>printf("%d", z);</pre>	li \$t1, 25 # y = 25;			
<pre>li \$v0, 1 syscall li \$a0, '\n' # printf("%c", '\n'); li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra</pre>	<pre>printf("%c", '\n');</pre>	add \$t2, \$t1, \$t0 # z = x + y			
<pre>syscall li \$a0, '\n' # printf("%c", '\n'); li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra</pre>		<pre>move \$a0, \$t2 # printf("%d", z);</pre>			
<pre>li \$a0, '\n' # printf("%c", '\n'); li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra</pre>		li \$v0, 1			
li \$v0, 11 syscall li \$v0, 0 # return 0 jr \$ra		syscall			
syscall li \$v0,0 # return 0 jr \$ra		li \$a0, '\n'			
li \$v0, 0 <i># return 0</i> jr \$ra		li \$v0, 11			
jr \$ra	syscall				
		li \$v0,0			
source code for add.s					
https://www.cse.unsw.edu.au/~cs1521/24T2/ COMP1521 24T2 – MIPS Basics 38 / 38	https://www.cse.upsw.edu.au/~cs1521/24T2/		38/38		

COMP1521 24T2 — MIPS Basics