



# Learning Outcomes • An understanding of page-based virtual memory in depth. – Including the R3000's support for virtual memory.


1





Virtual Address Page-based VM 15 Space 14 13 Virtual Memory 12 · Physical Memory Divided into equal-Ε 11 - Divided into sized pages 10 D equal-sized A mapping is a translation between 9 frames A page and a frame 8 A page and null 7 Mappings defined at 6 6 runtime · They can change 5 D 5 Address space can 4 have holes 3 Process does not 2 В 2 have to be Physical Address contiguous in physical memory 1 Space 4

3 4











10



**Shared Pages** · Private code and data · Shared code - Each process has own - Single copy of code copy of code and data shared between all Code and data can processes executing it appear anywhere in - Code must not be self the address space modifying - Code must appear at same address in all processes THE UNIVERSITY OF NEW SOUTH WALES 10



Page Table Structure · Page table is (logically) an array of 5 frame numbers - Index by page number • Each page-table entry (PTE) also has other bits Caching disabled Present/absent Page frame number 4 Referenced Protection Page 2 Table THE UNIVERSITY OF NEW SOUTH WALES

11 12

### PTE Attributes (bits)

- Present/Absent bit
- Also called valid bit, it indicates a valid mapping for the page
- Modified bit
- Also called dirty bit, it indicates the page may have been modified in memory
- Reference bit
  - Indicates the page has been accessed
- Protection bits
- Read permission, Write permission, Execute permission
- Or combinations of the above
- Caching bit
  - Use to indicate processor should bypass the cache when accessing memory

    • Example: to access device registers or memory



13

### Address Translation

- · Every (virtual) memory address issued by the CPU must be translated to physical
  - Every load and every store instruction
  - Every instruction fetch
- · Need Translation Hardware
- In paging system, translation involves replace page number with a frame number




14

16

Virtual Memory Summary

virtual and physical mem chopped up in pages/frames



Page Tables

- · Assume we have
  - 32-bit virtual address (4 Gbyte address space)
  - 4 KByte page size
  - How many page table entries do we need for one process?

THE UNIVERSITY OF NEW SOUTH WALES

16

# Page Tables

- · Assume we have
  - 64-bit virtual address (humungous address space)
  - 4 KBvte page size
  - How many page table entries do we need for one process?
- Problem:
  - Page table is very large
  - Access has to be fast, lookup for every memory reference
  - Where do we store the page table?

    - Registers?Main memory?

THE UNIVERSITY OF NEW SOUTH WALES

17


# **Page Tables**


- Page tables are implemented as data structures in main
- Most processes do not use the full 4GB address space - e.g., 0.1 - 1 MB text, 0.1 - 10 MB data, 0.1 MB stack
- We need a compact representation that does not waste
  - But is still very fast to search
- Three basic schemes
  - Use data structures that adapt to sparsity
  - Use data structures which only represent resident pages - Use VM techniques for page tables (details left to extended OS)


THE UNIVERSITY OF NEW SOUTH WALES


18


17














### Inverted Page Table (IPT)

- · "Inverted page table" is an array of page numbers sorted (indexed) by frame number (it's a frame table).
- Algorithm
  - Compute hash of page number
  - Extract index from hash table
  - Use this to index into inverted page table
  - Match the PID and page number in the IPT entry
  - If match, use the index value as frame # for translation
  - If no match, get next candidate IPT entry from chain field
  - If NULL chain entry  $\Rightarrow$  page fault



25

# **Properties of IPTs**

- IPT grows with size of RAM, NOT virtual address space
- Frame table is needed anyway (for page replacement, more later)
- Need a separate data structure for non-resident pages
- Saves a vast amount of space (especially on 64-bit
- · Used in some IBM and HP workstations

THE UNIVERSITY OF NEW SOUTH WALES

26

## Given *n* processes

- · how many page tables will the system have for
  - 'normal' page tables
  - inverted page tables?


THE UNIVERSITY OF NEW SOUTH WALES

27

Another look at sharing...

THE UNIVERSITY OF NEW SOUTH WALES

28





# Improving the IPT: Hashed Page Table


- · Retain fast lookup of IPT
  - A single memory reference in best case
- · Retain page table sized based on physical memory size (not virtual)
  - Enable efficient frame sharing
  - Support more than one mapping for same frame

30

30 THE UNIVERSITY OF NEW SOUTH WALES







Sizing the Hashed Page Table · HPT sized based on physical memory size · With sharing - Each frame can have more than one PTE - More sharing increases number of slots used · Increases collision likelihood · However, we can tune HPT size based on: · Physical memory size

Expected sharing

· Hash collision avoidance.

- HPT a power of 2 multiple of number of physical memory frame


THE UNIVERSITY OF NEW SOUTH WALES


34

VM Implementation Issue

· Performance?

- Each virtual memory reference can cause two physical memory accesses
  - · One to fetch the page table entry
  - · One to fetch/store the data  $\Rightarrow$ Intolerable performance impact!!
- · Solution:
  - High-speed cache for page table entries (PTEs)
    - Called a translation look-aside buffer (TLB)
    - Contains recently used page table entries
    - Associative, high-speed memory, similar to cache memory





35 36

### **Translation Lookaside Buffer**

- Given a virtual address, processor examines the TLB
- If matching PTE found (TLB hit), the address is translated
- Otherwise (TLB miss), the page number is used to index the process's page table
  - If PT contains a valid entry, reload TLB and restart
  - Otherwise, (page fault) check if page is on disk
    - · If on disk, swap it in
    - · Otherwise, allocate a new page or raise an exception



37

W SOUTH WALES

## TLB properties

- Page table is (logically) an array of frame numbers
- TLB holds a (recently used) subset of PT entries
  - Each TLB entry must be identified (tagged) with the page # it translates
  - Access is by associative lookup:
    - All TLB entries' tags are concurrently compared to the page #
    - TLB is associative (or content-addressable) memory

page #	$frame \ \#$	V	W
	• • •		

38

37

## **TLB** properties

- · TLB may or may not be under direct OS control
  - Hardware-loaded TLB
    - On miss, hardware performs PT lookup and reloads TLB
    - Example: x86, ARM
  - Software-loaded TLB
    - On miss, hardware generates a TLB miss exception, and exception handler reloads TLB
    - Example: MIPS, Itanium (optionally)
- TLB size: typically 64-128 entries
- Can have separate TLBs for instruction fetch and data access
- TLBs can also be used with inverted page tables (and others)



THE UNIVERSITY OF NEW SOUTH WALES 39

39

# TLB and context switching

- TLB is a shared piece of hardware
- Normal page tables are per-process (address space)
- TLB entries are process-specific
  - On context switch need to *flush* the TLB (invalidate all entries)
    - high context-switching overhead (Intel x86)
  - or tag entries with address-space ID (ASID)
    - · called a tagged TLB
    - used (in some form) on all modern architectures
    - TLB entry: ASID, page #, frame #, valid and write-protect bits

THE UNIVERSITY OF NEW SOUTH WALES

40

THE UNIVERSITY O NEW SOUTH WALE

38

40

TLB effect

### · Without TLB

- Average number of physical memory references per virtual reference
  - = 2
- With TLB (assume 99% hit ratio)
  - Average number of physical memory references per virtual reference
    - = .99 \* 1 + 0.01 \* 2
    - = 1.01



41

Recap - Simplified Components of
Virtual Address Spaces
(3 processes)


CPU


TLB


Frame Pool


Physical Memory

42









R3000 Address Space Layout	0xFFFFFFF 0xC0000000	kseg2
kuseg:	0xA0000000	kseg1
TLB translated (mapped)     Cacheable (depending on 'N' bit)     user-mode and kernel mode	0x80000000	kseg0
accessible  - Page size is 4K		kuseg
THE UNIVERSITY OF NEW SOUTH WALES	0x00000000	

