











Virtual Linear Array Operation
 Adverse
 Adverse















TLB Miss Type	Ultrix	OSF/1	Mach 3.0	
L1U	16	20	20	
L1K	333	355	294	
L2	494	511	407	
L3		354	286	
Modify	375	436	499	
Invalid	336	277	267	
This table shows the n service different types was used to collect a 1 We separate TLB miss	umber of machine of TLB misses, 1 28K-entry histogra types into the so	o determine the am of timings for categories desc	/cycle) required to se costs, Monster each type of miss. ribed below. Note	
This table shows the n service different types was used to collect a 1 We separate TLB mist that Ultrix does not ha table.	umber of machine of TLB misses, 1 28K-entry histogra types into the so	cycles (at 60 ns o determine the um of timings for categories desc ause it implement	/cycle) required to se costs, Monster each type of miss. ribed below. Note	
This table shows the n service different types was used to collect a 1 We soparate TLB mis- that Ulintx does not ha table. L1U TL	umber of machine of TLB misses, 1 28K-entry histogra types into the so ve L3 misses bec	ocycles (at 60 ns o determine the am of timings for categories desc ause it implement 1 user PTE.	/cycle) required to se costs, Monster each type of miss. ribed below. Note	
This table shows the r service different types was used to collect a 1 We separate TLB miss that Ulark does not ha table. L1U TL L1K TL L2 TL	umber of machine of TLB misses, 1 28K-entry histogra types into the sis ve L3 misses bec B miss on a level B miss on a level	cycles (at 60 ns to determine the tran of timings for categories desc ause it implement 1 user PTE. 1 kernel PTE. 2 PTE. This can	/cycle) required to se costs, Monster each type of miss. ribed below. Note	
This table shows the n service different types was used to collect a 1 We separate TLB mis- that Ultrix does not ha table. L1U TL L1K TL L2 TL L3 TL	umber of machine of TLB misses. T 28K-entry histogra bypes into the ab ve L3 misses bec B miss on a level B miss on a level B miss on a level 1 use	oycles (at 60 ns to determine the un of timings for categories desc ause it implement 1 user PTE. 1 kernel PTE. PTE. This can or PTE. I 3 PTE. Can or	/cycle) required to se costs, Monster each type of miss. ribed below. Note nts a 2-level page	
This table shows the n service different types was used to collect a 1 We separate TLB mis- that Ultric does not hat table. L1U TL L1K TL L2 TL Min L3 TL Men	umber of machine of TLB misses. T 28K-entry histogra types into the ab ve L3 misses bec B miss on a level B miss on a level B miss on a level B miss on a level B miss on a level	cycles (at 60 ns fo determine the mot limings for c categories desc ause it implement 1 user PTE. 1 kernel PTE. 1 kernel PTE. I S PTE. Can co ol 1 kernel miss.	(cycle) required to se costs, Monster each type of miss, ribed below. Note nts a 2-level page only occur after a	17

· What is expected to be the common case? THE UNIVERSITY OF NEW SOUTH WALES

Note the TLB miss costs

th PTE an hold the L2

















