



Learning Outcomes

- An understanding of virtual linear array page tables, and their use on the MIPS R3000.
- Exposure to alternative page table structures beyond two-level and inverted page tables.





2








R3000 TLB Refill Can be optimised for TLB refill An example routine mfc0 k1, C0_CONTEXT - Does not need to check the mfc0 k0,C0_EP; # mfc0 delay exception type # slot Does not need to save any registers It uses a specialised assembly routine that only uses k0 and k1. lw k1,0(k1) # # fault (k may double = orig EPC) nop mtc0 k1,C0_E Does not check if PTE exists Assumes virtual linear array – see extended OS notes tlbwr jr k0 With careful data structure How does this choice, exception handler can be made very fast work? THE UNIVERSITY OF NEW SOUTH WALES




















Design Tradeoffs for Software-Managed TLBs David Nagle, Richard Uhlig, Tim Stanley, Stuart Sechrest Trevor Mudge & Richard Brown ISCA '93 Proceedings of the 20th annual international symposium on computer architecture


Trends at the time Operating systems — moving functionality into user processes — making greater use of virtual memory for mapping data structures held within the kernel. RAM is increasing — TLB capacity is relatively static Statement: Trends place greater stress upon the TLB by increasing miss rates and hence, decreasing overall system performance. True/False? How to evaluate?








	TLB Miss Type	Ultrix	OSF/1	Mach 3.0
	L1U	16	20	20
	L1K	333	355	294
	L2	494	511	407
	L3		354	286
	Modify	375	436	499
	Invalid	336	277	267
	This table shows the nu service different types was used to TIR mine	of TLB misses. T 8K-entry histogra	o determine the im of timings for	se costs, Mons each type of mis
	service different types was used to collect a 12 We soparate TLB miss that Ultrix does not have table.	of TLB misses, T 18K-entry histogra types into the six e L3 misses bed 3 miss on a level	to determine the or of timings for a categories desc ause it implement tuser PTE.	se costs, Mons each type of mi orlbed below. No
	service different types was used to collect a 12 We separate TLB miss that Ultrix does not have table. L1U TLI L1K TLI	of TLB misses. T 8K-entry histogra types into the six e L3 misses bec 3 miss on a level 3 miss on a level	to determine the or of timings for a categories desc ause it implement user PTE. I kernel PTE.	se costs, Mons each type of mis ribed below. No nts a 2-level pa
	service different types was used to collect a 12 We separate TLB miss that Ultrix does not have table. L1U TLI L1K TLI L2 TLI L2 TLI	of TLB misses, T 18K-entry histogra types into the six e L3 misses bed 3 miss on a level	to determine the control of determines of the control of the contr	se costs, Mons each type of mis ribed below. No nts a 2-level pa
	service different types was used to collect a 12 We separate TLB miss that Ultrk does not have table. L1U TLI L1K TLI L2 TLI mis L3 TLI	of TLB misses. T 8K-entry histogra- types into the six e L3 misses becomes on a level 3 miss on a level 3 miss on level 2	to determine the common of timings for a categories described ause it implements the categories are it implements. It is can be presented as a presented as	se costs, Mons each type of mi ribed below. No nits a 2-level pa only occur after
THE LUNIA	sorvice different types was used to collect a IV. We separate TLB miss that Ultrix does not have table. L1U TLI L1K TLI L2 TLI L3 TLI leve	of TLB misses. T :8K-entry histogra- types into the six types into the six a miss on a level miss on a level miss on a level 1 usel miss on a level 3 miss on a level	o determine the un of timings for categories descause it implement the user PTE. I kernel PTE. PTE. This can or PTE. I 3 PTE. Can or la present the unit of the	se costs, Mons each type of mi ribed below. No nits a 2-level pa only occur after





















































P4 • Many OSs: -BASE=0 -LIMIT=MAX • → no segmentation at all