






	c0 (	Context	Register			
31	21	20		2	1	0
PTEBase		Bad VPN			0	
– PTE – PTE on 4 – PTE array • E	s are 4 byte Base is the MB bounda Base is (re) y is changed E.g on a contr	base local of the ary) initialised by the d ext switch on, c0_Context co	YageNumber page table array (no OS whenever the pa ontains the address	age ta	able	
THE UNIVERSIT	Y OF ALES				10	)


















TLB Miss Typ	e Ultrix	OSF/1	Mach 3.0
LIU	16	20	20
L1K	333	355	294
L2	494	511	407
L3		354	286
Modify	375	436	499
Invalid	336	277	267
service different ty was used to collect	e number of machin pes of TLB misses. a 128K-entry histog	To determine the ram of timings for	/cycle) require se costs, Mon each type of m
service different ty was used to collect We separate TLB is that Uitrix does not table. L1U	te number of machin pes of TLB misses, a 128K-entry histog niss types into the s thave L3 misses be TLB miss on a leve	ne cycles (at 60 ns To determine the ram of timings for ix categories dese cause it impleme of 1 user PTE.	/cycle) require se costs, Mon each type of m ribed below. N
service different ty was used to collect We separate TLB i that Ultrix does no table. L1U L1K	te number of machin pes of TLB misses, a 128K-entry histog niss types into the s thave L3 misses be TLB miss on a leve TLB miss on a leve	ne cycles (at 60 ns To determine the ram of limings for ix categories desk cause it impleme in 1 user PTE. In termel PTE.	/cycle) require se costs, Mon each type of m ribed below. N nts a 2-level p
service different ty was used to collect We separate TLB that Ultrix does no table. L1U	te number of machin pes of TLB misses, a 128K-entry histog niss types into the s thave L3 misses be TLB miss on a leve	ne cycles (at 60 ns To determine the ram of limings for ix categories desi cause it implement of 1 user PTE. I 1 kernel PTE. 2 PTE. This can	/cycle) required se costs, More each type of m ribed below. N nts a 2-level pa
service different ty was used to collect We separate TLB i that Ultrix does no table. L1U L1K	te number of machin pes of TLB misses. a 128K-entry histog miss types into the a have L3 misses bu TLB miss on a leve TLB miss on a leve TLB miss on level	ne cycles (at 60 ns To determine the ram of timings for tix categories des locause it impleme at 1 user PTE. It kernel PTE. 2 PTE. This can ser PTE. el 3 PTE. Can or	/cycle) required se costs, Mons each type of m ribed below. N nts a 2-level pa only occur afte
service different ty was used to collect We separate TLB ( that Ulirk does no table. L1U L1K L2	the number of machin pes of TLB misses. a 128K-entry histog niss types into the e have L3 misses be TLB miss on a leve TLB miss on a leve TLB miss on a leve TLB miss on a leve TLB miss on a level 1 u	he cycles (at 60 ns To determine the ram of timings for bit categories desi ccause it impleme it 1 user PTE. It kernel PTE. 2 PTE. This can ser PTE. Can co vel 1 kernel miss.	/cycle) require se costs, Mon each type of m ribed below. N nts a 2-level p only occur afte














	LIU	L1K	12	L3	Invalid	Modify	Total
583	9,021,420	135,847	3,828		16,191	115	9,177,401
892	9,817,502	1,509,973	34,972	207,163	79,299	42,490	11,691,398
975	21,466,165	1,682,722	352,713	556,264	165,849	125,409	24,349,121
1,371	30,123,212	2,493,283	330,803	690,441	168,429	127,245	33,933,413
1,517	31,611,047	2,712,979	1,042,527	987,648	168,128	127,505	36,649,834
Totel TI B	T	1			1		
Total TLB Service Time (sec)	L1U	L1K	L2	L3	Invalid	Modify	% of Total Run Time
Service Time	L1U 8.66	L1K 2.71	L2 0.11	L3	Invalid	Modify	
Service Time (sec)			_	L3			Run Time
Service Time (sec) 11.82	8.66	2.71	0.11		0.33	0.00	Run Time 2.03%
Service Time (sec) 11.82 51.85	8.66 11.78	2.71 32.16	0.11	4.40	0.33	0.00	Run Time 2.03% 5.81%
	975 1,371	975 21,466,165 1,371 30,123,212	17.75 21,466,165 1,682,722   1,371 30,123,212 2,493,283   1,517 31,611,047 2,712,079	075 21,446,165 1,682,722 352,713   1,371 30,123,212 2,463,285 330,003   1,517 31,611,047 2,712,979 1,042,527	975 21,466,165 1,682,722 352,713 556,264 1,371 30,123,212 2,493,283 330,803 690,441	975 21,446,165 1,682,722 352,713 556,264 166,469   1,571 30,123,212 2,493,285 330,003 690,441 168,429   1,577 31,611,047 2,712,970 1,042,527 987,648 166,128	075 21,446,165 1,682,722 355,713 556,694 105,614 125,609   1,371 30,123,212 2,449,343 330,043 690,441 166,449 127,445   1,571 31,611,047 2,712,975 1,042,527 987,648 148,128 127,245
































## ELSE

 $\rightarrow$  linear address interpreted as virtual address

**P4** 

→ paging again!

IF no paging used: we are done

→ this is the physical address



