#### Threads and Processes — Part 1

Slide 1

COMP3231/COMP9201 Operating Systems

2005/S2

#### MAJOR REQUIREMENTS OF AN OS

- → Interleave the execution of several programs
  - to maximize utilization of CPU and other resources while providing reasonable response time
- **Slide 2** to support multiple user working interactively
  - for convenience (e.g., compile program while editing other file)
  - → Allocate resources required for execution of programs
  - → Support communication between executing programs

#### Previously, we listed several definitions of the term Process:

- $\star$  A program in execution
- ★ An instance of a program running on a computer
- ★ A unit of execution characterised by
  - a single, sequential thread of execution
  - a current state

Slide 3

- an associated set of system resources (memory, devices, files)
- ★ Unit of resource ownership

Many applications consist of more than one thread of execution which share resources

 $\Longrightarrow$  distinction between thread and process

#### **PROCESSES AND THREADS**

#### Process:

- → "Owner" of resources allocated for individual program execution
- → Can encompass more than one thread of execution

 Outlook, Evolution: different threads for calendar, mail components etc

#### Thread:

Slide 4

- $\rightarrow$  Unit of execution
- $\rightarrow$  Belongs to a process
- → Can be traced
  - list the sequence of instructions that execute

1



#### SINGLE-THREADED WEB SERVER IMPLEMENTATIONS

- → Sequential processing of requests:
  - web server gets request, processes it, accepts next request
  - CPU idle while data retrieved from disk
  - Poor performance

#### → Finite-State Machine:

- Slide 6
- program records state of current request
- gets next event
- on reply (signal) from disk, fetches and processes data
- good performance, complicated to implement and debug
- → Processes instead of Threads

- use non-blocking read

• Communicate by sharing data, messages

#### **A**DVANTAGES OF THREADS

- 0 Program does not stall when one of its operations blocks
  - save contents of a page to disk while downloading other page
- Slide 7 ② Overhead for thread creation and destruction is less than for processes (depending on implementation, can be about a factor of 100 faster)
  - ③ Simplification of programming model
  - $\circledast\,$  Performace gains on machines with multiple CPU's





#### **THREADS AND PROCESSES**

- → Single process, single thread
  - MS-DOS, old MacOS
- → Single process, multiple threads
  - OS/161 as distributed

#### Slide 9 → Multiple processes, single thread

- traditional Unix
- → Multiple processes, multiple threads
  - modern Unices (Solaris, Linux), Windows-2000

Note: Literature (incl. textbooks) often do not cleanly distinguish those concepts (for historical reasons)!

#### Logical traces of threads:



5000: Starting address of code for Thread A
8000: Starting address of code for Thread B
12000:Starting address of code for Thread C

Thread A Thread B Thread C

#### Logical traces of threads:



#### **THREAD STATES**

Three states (may be more, depending on implementation):

- ① Running: currently active, using CPU
- ② Ready: runnable, waiting to be scheduled
- Slide 12 <sup>③</sup> Blocked: waiting for an event to occur (I/O, alarm)



Process blocks for input
 Scheduler picks another process
 Scheduler picks this process
 Input becomes available

#### REASONS FOR LEAVING THE RUNNING STATE

#### $\rightarrow$ Thread terminates

- exit() system call (voluntary termination)
- killed by another thread
- killed by OS (due to exception)
- → Thread cannot continue execution
- Slide 13

Slide 14

- blocked waiting for event (I/O)
- $\rightarrow$  OS decides to give someone else a chance
  - requires the OS to be invoked
  - via system call or exception
  - via interrupt
- → Thread voluntarily gives another thread a chance
  - yield() system call



- Simplifies scheduler's job
- How about wakeup of blocked thread when event occurs?



#### Non-running Threads

- → Many separate reasons for a thread not running
  - another thread is running on the CPU
  - thread is blocked (waiting for an event)
  - thread is in initialisation phase (during creation)
  - thread is being cleaned up (during exit, kill)
- → Dispatching ought to be fast
  - Shouldn't search through all threads to find runnable one
  - Achieved by distinguishing more thread states

#### COOPERATIVE VS. PREEMPTIVE MULTITHREADING

#### COOPERATIVE VS. PREEMPTIVE MULTITHREADING

#### Cooperative multithreading:

- → Threads determine exact order of execution
- → Use yield() to switch between threads
- → Problems if thread doesn't yield (e.g., buggy)

#### Slide 17 Preemptive multitasking:

- → OS preempts thread's execution after some time
- → Only guaranteed to work if H/W provides timer interrupt
- → Implies unpredictable execution sequence!
  - thread switch can happen between any two instructions
  - threads may require concurrency control

#### **PROCESSES AND THREADS**

The OS stores information about Threads and Processes in Thread Control Block (TCB) and Process Controll Block (PCB)

- → PCBs stored in process table
- → TCBs stored in thread table

Slide 19

	Process	Thread
Address Space Registers Program Counter Stack Open Files State Signals and Handlers	· ·	
Accounting Info Global Variables	~	1

THREAD SWITCH



Note: Meaning of PCB is different in OS/161!

#### USER-LEVEL OPERATIONS ON THREADS IN OS/161

→ Start a new thread in OS/161

<pre>thread_fork(const char *</pre>	name,
void *	data1,
unsigned long	data2,
void (*	<pre>func)(void *, unsigned long),</pre>
struct thread	**ret);

#### Slide 18

- $\rightarrow$  Terminate thread
  - thread\_exit()
- → Yield CPU
  - thread\_yield()
- → Synchronisation:
  - thread\_sleep(const void \*addr)
  - thread\_wakeup(const void \*addr)

#### THREAD CREATION (SPAWN)

- ① Assign unique thread identifier (thread ID)
- ② Allocate and initialise a TCB
- ③ Allocate a stack and set pointer to it in TCB
- $\circledast$  Set up links to appropriate lists/queues

#### Slide 21

- lists of threads belonging to process
- ready queue

lists of threads

- 5 Update appropriate process info
  - e.g., accounting (charge for thread's memory)
- Correspondingly for thread termination...

#### **THREAD SWITCH**

- can happen after the thread yields the CPU, or
- any time the OS is invoked:
  - on a system call
  - \* mandatory if system call blocks or on exit()
- **Slide 22** on an exception
  - \* mandatory if offender is killed
  - on an interrupt
  - triggering a dispatch is the main purpose of the timer interrupt
  - Thread switch can happen between any two instructions!

#### **CONTEXT SWITCH**

- Thread switch must be transparent for threads:
  - When dispatched again, thread should not notice that something else was running in the meantime (except for elapsed time, possibly changes to global data)

#### Slide 23

Slide 24

- OS must save all state that affects the thread
  - This state is called the thread context
  - Switching between threads consequently results in a context switch
  - Hardware support is necessary in case of exception or interrupt

#### THREAD SWITCH

- ① Save state of executing thread (to running TCB)
  - save registers, pc
  - perform other updates to TCB of running thread
  - e.g., update total CPU time used
  - set state to ready, blocked
- Link TCB to wait queue if appropriate
- ② Select another thread for execution (scheduling)
- ③ set running TCB pointer to new thread
- ④ Activate newly scheduled thread (dispatching)
  - update TCB of thread to be scheduled
  - Restore context of the selected thread
- ⑤ Return to user mode (e.g. rfe instruction)

#### THREAD SWITCH IN OS/161

#### What happpens in OS/161 if a thread uses up all its time?

#### Main steps:

#### Slide 25 ① timer interrupt

2 hardware saves pc, exception cause to co-processor registers

3 general exception handler calls timer interrupt handler

④ timer interrupt handler causes new thread to be activated

#### PROCESSOR STATE EXAMPLE: MIPS R3000

→ 32 general purpose (GP) registers, plus hi, 10

→ PC

Slide 26

→ remainder of status in co-processor 0

- (system co-processor, CPO) registers
- STATUS register
- exception CAUSE register
- EPC: pre-exception PC value
- MMU registers, etc.
- $\rightarrow$  accessed via special instructions:
  - mfc0: copy CP0 register to GP register
  - mtc0: copy GP register to CP0 register

#### MIPS-32 general purpose registers:

register	menmonic	convention
r0	zero	always zero
r1	AT	assembler temporary
r2-r3	v0-v1	integer function results
r4-r7	a0-a3	first four integer function args
r8-r15	t0-t7	temporary (not preserved)
r16-r23	s0-s7	preserved across calls
r24-r25	t8-t9	temporary (not preserved)
r26-r27	k0-k1	kernel reserved
r28	gp	global (data segment) pointer
r29	sp	stack pointer
r30	s8/fp	frame pointer (preserved)
r31	ra	return address

#### MIPS assembly instructions:

- → General format: operator destination, source1(, source2)
- → Store word (sw): source, destination
- → destination is always a register
- → source is a register or an immediate value

#### Slide 28 → for *load* and *store* instructions:

Slide 27

- *destination* is the register to be loaded/stored
- *source1* contains the memory address (no *source2*)
- → register-relative address mode with optional constant offset. Example : 1w a0 4(a1)
  - loads a0
  - from address ((contents of a1) + 4)



	ex	ception:		
		move k1, sp	/*	Save previous stack pointer in k1 */
		mfc0 k0, c0_status	/*	Get status register */
		andi k0, k0, CST_KUp	/*	Check the we-were-in-user-mode bit */
		beq k0, \$0, 1f /* If	cle	ar, from kernel, already have stack */
		/* Coming from user mode	- 1	oad kernel stack into sp */
lide 31		la k0, curkstack	/*	get address of "curkstack" */
		lw sp, 0(k0)	/*	get its value */
	1:			
		mfc0 k0, c0_cause	/*	Now, load the exception cause. */
		j common_exception	/*	Skip to common code */
		nop		





#### **MIPS** TIMER INTERRUPT



# thread\_yield(void) { int spl = splhigh(); ... mi\_switch(S\_READY); splx(spl); }

## struct pcb { u\_int32\_t pcb\_switchstack; // stack saved during context switch ..... };



**MIPS TIMER INTERRUPT** 

Slide 37

/\*

sw

gp, 36(sp)

. . . . .

sw s0, 0(sp)

sw sp, 0(a0)

Slide 41

\* a0 contains a pointer to the old thread's struct pcb. \* al contains a pointer to the new thread's struct pcb. \* \*/ /\* Allocate stack space for saving 11 registers. 11\*4 = 44 \*/ addi sp, sp, -44 /\* Save the registers \*/ sw ra, 40(sp)

/\* Store the old stack pointer in the old pcb \*/

/\* Get the new stack pointer from the new pcb \*/ lw sp, O(al)

lw s0, 0(sp) . . . . . . lw gp, 36(sp) lw ra, 40(sp)

Slide 43

#### /\* and return. \*/ j ra addi sp, sp, 44 /\* in delay slot \*/ .end mips\_switch





### /\* Now, restore the registers \*/

21

	<pre>exception_return: lw t0, 20(sp) /* load status register value into t0 */</pre>	/
Slide 45	<pre>/* restore special registers */ lw t1, 28(sp) /* load the general registers */ lw ra, 36(sp) lw k0, 160(sp) /* fetch exception return PC into k0 */</pre>	
	<pre>lw sp, 152(sp) /* fetch saved sp (must be last) */ /* done */ jr k0 /* jump back */ rfe /* in delay slot */</pre>	

# Slide 46 user stack

#### MIPS TIMER INTERRUPT