Computer System Overview

Slide 1

Slide 2

Operating Systems

2004/S2

BASIC ELEMENTS

Simplified view:

- → Processor
- ➔ Main Memory
 - referred to as real memory or primary memory
 - volatile

Slide 3 → I/O modules

- secondary memory devices
- communications equipment
- ${\scriptstyle \bullet}$ terminals
- \rightarrow System bus
 - communication among processors, memory, and I/O modules

OPERATING SYSTEM

- $\label{eq:provides}$ Provides an abstraction layer over the concrete hardware
- \rightarrow Allocation of resources
 - Processor
 - Memory
- I/O devices
- $\label{eq:optimisation}$ Optimisation of resource utilisation
- $\rightarrow\,$ Protection and Security

Understanding operating systems therefore requires some basic understanding of computer systems

TOP-LEVEL COMPONENTS





EXAMPLE: LARGE PENTIUM SYSTEM

PROCESSOR

- → Fetches intructions from memory, decodes and executes them
- → Set of instructions is processor specific
- \rightarrow Instructions include:
 - ★ load value from memory into register
 - ★ combine operands from registers or memory
 - \star branch

Slide 6

- → All CPU's have registers to store
 - \star key variables and temporary results
 - \star information related to control program execution

PROCESSOR REGISTERS

→ Data and address registers

- Hold operands of most native machine instructions
- Enable programmer to minimize main-memory references by optimizing register use
- Slide 7 user-visible

→ Control and status registers

- Used by processor to control operating of the processor
- Used by operating-system routines to control the execution of programs
- Sometimes not accessible by user (architecture dependent)

USER-VISIBLE REGISTERS

- → May be referenced by machine language instructions
- → Available to all programs application programs and system programs
- → Types of registers

Slide 8 • Data

- Address
- Index
- Segment pointer
- Stack pointer
- Many architectures do not distinguish different types

PROCESSOR REGISTERS

CONTROL AND STATUS REGISTERS

- → Program Counter (PC)
 - Contains the address of an instruction to be fetched
- → Instruction Register (IR)

Slide 9

- Contains the instruction most recently fetched
- → Processor Status Word (PSW)
 - condition codes
 - interrupt enable/disable
 - supervisor/user mode

INSTRUCTION FETCH AND EXECUTE

- → Program counter (PC) holds address of the instruction to be fetched next
- → The processor fetches the instruction from memory
- → Program counter is incremented after each fetch
- → Overlapped on modern architectures (pipelining) Slide 11

Instruction



Execute

Instruction

HALT

CONTROL AND STATUS REGISTERS

- → Condition Codes or Flags
 - Bits set by the processor hardware as a result of operations
 - Can be accessed by a program but not altered
- Examples

Slide 10

- positive/negative result
- zero
- overflow

INSTRUCTION REGISTER

- → Fetched instruction is placed in the instruction register
- → Types of instructions
 - Processor-memory
 - transfer data between processor and memory
- Slide 12 • Processor-I/O

START

- data transferred to or from a peripheral device
- Data processing
- arithmetic or logic operation on data
- Control
 - alter sequence of execution

INTERACTION BETWEEN PROCESSOR AND I/O DEVICES

- → CPU much faster than I/O devices
 - waiting for I/O operation to finish is inefficient
- Slide 13
- not feasible for mouse, keyboard
 → I/O module sends an interrupt to CPU to signal completion
- → Interrupts normal sequence of execution
- → Interrupts are also used to signal other events

INTERRUPT CYCLE

- ① Fetch next instruction
- ② Execute instruction
- ③ Check for interrupt
- ④ If no interrupts, fetch the next instruction
- (5) If an interrupt is pending, divert to the interrupt handler



Slide 16



CLASSES OF INTERRUPTS

- → Asynchronous (external) events
 - I/O
 - Timer
 - Hardware failure
- Slide 14 → Synchronous interrupts or program exceptions caused by program execution:
 - arithmetic overflow
 - division by zero
 - execute illegal instruction
 - reference outside user's memory space

INTERRUPT HANDLER

- → A program that determines nature of the interrupt and performs whatever actions are needed
- → Control is transferred to this program by the hardware
- → Generally part of the operating system



CONTROL FLOW WITH AND WITHOUT INTERRUPTS

MULTIPLE INTERRUPTS

Sequential Order:

- Slide 19 → Disable interrupts so processor can complete task
 - → Interrupts remain pending until the processor enables interrupts
 - → After interrupt handler routine completes, the processor checks for additional interrupts

MULTIPLE INTERRUPTS

- → Interrupt X occurs
- → CPU disables all interrupts (only those with lower priority)
 → Interrupt handler may enable
- Slide 18

Slide 17

→ Interrupt Y occurs

interrupts

→ Sequential or nested interrupt handling



MULTIPLE INTERRUPTS

Priorities:

Slide 20

- → Higher priority interrupts cause lower-priority interrupts to wait
- → Causes a lower-priority interrupt handler to be interrupted
- → Example: when input arrives from communication line, it needs to be absorbed quickly to make room for more input

Memory

Sould be

→ fast

→ cheap

- → abundant
- Slide 21

Unfortunately, that's not the reality...

Solution:

 combination of fast & expensive and slow & cheap memory

GOING DOWN THE HIERARCHY

- → Decreasing cost per bit
- → Increasing capacity
- Slide 23 → Increasing access time
 - → Decreasing frequency of access of the memory by the processor

Locality of reference is essential!

MEMORY HIERARCHY



DISK CACHE

- → A portion of main memory used as a buffer to temporarily to hold data for the disk
- Slide 24 → Disk writes are clustered
 - → Some data written out may be referenced again. The data are retrieved rapidly from the software cache instead of slowly from disk
 - → Mostly transparent to operating system

CACHE MEMORY



- → Contains a portion of main memory
- → Processor first checks cache
- → If not found in cache, the block of memory containing the needed information is moved to the cache replacing some other data

CACHE DESIGN

→ Cache size

Slide 27

Slide 28

- small caches have a significant impact on performance
- → Line size (block size)
- the unit of data exchanged between cache and main memory
 - hit means the information was found in the cache
 - larger line size \Rightarrow higher hit rate
 - until probability of using newly fetched data becomes less than the probability of reusing data that has been moved out of cache

CACHE/MAIN MEMORY SYSTEM



$\xrightarrow{2^{n}-1} \underbrace{\underbrace{2^{n}}_{\text{Length}}}_{\text{Length}} \begin{cases} Block \\ (K words) \\ Y \\ Y \\ Y \\ Y \\ \\ Length \end{cases}$

(b) Main memory

CACHE DESIGN

- → Mapping function
 - determines which cache location the data will occupy
- → Replacement algorithm
 - determines which line to replace
- Least-Recently-Used (LRU) algorithm
- → Write policy
 - When the memory write operation takes place
 - Can occur every time line is updated (write-through policy)
 - Can occur only when line is replaced (write-back policy)
 - Minimizes memory operations
 - Leaves memory in an obsolete state

INTERACTION BETWEEN I/O DEVICES AND PROCESSOR

- → Controller (chip or set of chips) provides a simple interface to OS
 - often, embedded OS running on the controller
- → Software that communicates with controller is called device

Slide 29

Slide 30

- → Most drivers run in kernel mode
- → To put new driver into kernel, system may have to
 - be relinked

driver

- be rebooted
- dynamically load new driver

INTERRUPT-DRIVEN I/O

- → Processor is interrupted when I/O module ready to exchange data → Processor is free to do other work
- Slide 31
 - → No needless waiting
 - → Consumes a lot of processor time because every word read or written passes through the processor



Issue Read $CPU \rightarrow I/O$ command to I/O module Read status PROGRAMMED I/O (POLLING) $I/O \rightarrow CPU$ of I/O module DIRECT MEMORY ACCESS \rightarrow I/O module performs the action, not the ready Check → Error → Transfers a block of data processor status condition directly to or from memory Ready → Sets appropriate bits in the I/O status \rightarrow An interrupt is sent when the Read word reaister Slide 32 from I/O $I/O \rightarrow CPU$ task is complete Module → No interrupts occur → The processor is only involved → Processor checks status until operation is Write word at the beginning and end of complete $CPU \rightarrow memory$ into memory

$CPU \rightarrow DMA$ Issue Read block command -→_{else} to I/O module

Read status 🗲 – – – Interrupt of DMA $DMA \rightarrow CPU$ module

Next instruction

INTERRUPT-DRIVEN I/O

• Wastes CPU cycles

Next instruction (a) Programmed I/O the transfer

Do something